Gate Power

Copyright (c) 2011-2013 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".
Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using OpenOffice and Octave.

Dynamic Power Reduction Techniques

Circuit Parallelization
Voltage Scaling-based Techniques
Circuit Technology-independent Techniques
Circuit Technology-dependent Techniques

Circuit Parallelization

Memory Parallelization
Parallelized Shift Register
Serial-Parallel Converter
Linear Feedback Shift Registers
Double Edge Triggered FlipFlops

Voltage Scaling-based Techniques

Multiple Voltage Techniques Low Voltage Swing

Circuit Technology-independent Techniques


Precomputation
Retiming
Synthesis of FSMs with Gated Clocks

Circuit Technology-dependent Techniques


Path Balancing Technology Decomposition Technology Mapping

Pass Transistor Circuits


FF Timing (Ideal)




FF Timing (Delay)




FF Timing (Delay)




Clock Skew




Path Delay



Setup & Hold Time (1)




Setup & Hold Time (2)



15

Clock Gating



References

- [1] http://en.wikipedia.org/
- [2] http://www.allaboutcircuits.com/
- [3] W. Wolf, "Modern VLSI Design: Systems on Silicon
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"