DUDLEY KNOX LIBRARY NAVAL POSTGRADUATE SCHOOL MONTEREY, CALIFORNIA 95945-5002



NAVAL POSTGRADUATE SCHOOL Monterey, California



THESIS

DIGITALLY PROGRAMMABLE ACTIVE SWITCHED CAPACITOR FILTERS

by

Yalkin, Cengiz

March 1987

Thesis Advisor

Sherif Michael

T233787

Approved for public release; distribution is unlimited.



121 21

SECURITY CLASSIFICATION OF THIS PAGE

4

	REPORT DOCL	IMENTATION	PAGE			
TA REPORT SECURITY CLASSIFICATION		TIN RESTRICTIVE	AAABYIAICS			
TINOT A GET ET ED		ID RESTRICTIVE	MARKINGS			
2a SECURITY CLASSIFICATION AUTHORITY		3 DISTRIBUTION	VAVAILABILITY O	F REPO) RT	
		Approved	Approved for public release: distri-			
26 DECLASSIFICATION / DOWNGRADING SCHEDU	26 DECLASSIFICATION / DOWNGRADING SCHEDULE		s unlimite	ed ,		-,
A PERFORMING ORGANIZATION REPORT NUMBER	P/(\$)	5 MONITORING	ORGANIZATION P	COORT	NIL INADED/S	1
	. (, (,)	3 MONTORING	UNGANIZATION N		NOW BENG	·/
64 NAME OF PERFORMING ORGANIZATION	TED OFFICE SYMBOL	73 NAME OF M	ONITORING ORGA	NIZATI	ON	
N I D I I I I I I	(If applicable)					
Naval Postgraduate School	62	Naval Postgraduate School				
6c ADDRESS (City, State, and ZIP Code)		75 ADDRESS (CI	ty, State, and ZIP (Code)		
Monterey, California 9394	3-5000	Monterey	, Califorr	nia	93943-	-5000
Ba NAME OF FUNDING / SPONSORING ORGANIZATION	8b OFFICE SYMBOL (If applicable)	9 PROCUREMEN	T INSTRUMENT IDE	ENTIFIC	ATION NU	MBER
8c ADDRESS (City, State, and ZIP Code)		10 SOURCE OF	UNDING NUMBER	s		· · · · · · · · · · · · · · · · · · ·
		PROGRAM	PROJECT	TASK		WORK UNIT
		ELEMENT NO	NO	NO		ACCESSION NO
11 TITLE (Include Security Classification)		1	1			L
DIG	ITALLY CONTR	OLLED PROG	RAMMABLE A	ACTI	VE SWI	TCHED
CAPACITOR FILTERS(U)						
2 PERSONAL AUTHOR(S) Yalkin, Cengiz						
"Ja TYPE OF REPORT 136 TIME CO	OVERED	14 DATE OF REPO	RT (Year, Month C	av)	15 PAGE	OUNT
Master's Thesis FROM	TO	1987	March		89	9
16 SUPPLEMENTARY NOTATION						
	,					
17 COSATI CODES	18 SUBJECT TERMS	Continue on reverse	e if necessary and	identi	fy by block	number)
FELD GROUP SUB-GROUP	digitally c	ontrolled	filter, bi	lin	ear re	ealiza-
	tion of a r	esistance	,			
	010m 01 w 1	1051574100				
'9 ABSTRACT (Continue on reverse if necessary .	and identify by block i	number)				
In this research, ar	alog active	circuits	are analy:	zed	and d	lesigned
using periodic sampling	techniques.	Switched o	apacitor	net	works	are the
basis of these technique	s. The use of	of switched	d capacito	r n	etwork	allows
active filters to be in	mplemented :	in IC for	n. As an	ar	oplica	tion, a
general purpose digital	ly controll	ed analog	sampled	dat	ta fil	lter is
presented The results of	f this progr	ammable fi	lter are c	:omp	ared w	ith the
computer simulations for	theoretica	l and pra	ctical ve	rif	icatio	ns. The
final goal of this rese	earch is to	demonstra	te a numb	ber	of pr	actical
conclusions about switche	ed capacitor	networks.			-	

20 D STRIBUTION / AVAILABILITY OF ABSTRACT	DTIC USERS	ERS Unclassified	
223 NAME OF RESPONSIBLE INDIVIDUAL Sherif Michael	225 TELE 408-6	PHONE (Include Area Code) 220 OFFICE SYMBOL 646-2252 62Mi	
DD FORM 1473, 84 MAR 83 APR edi	tion may be used until exhauste	ed SECURITY CLASSIFICATION OF THIS PAGE	

1

Approved for public release; distribution is unlimited.

Digitally Programmable Active Switched Capacitor Filters

by

Cengiz Yalkin Lieutanant JG (Turkish Navy B.S., Turkish Naval Academy, 1980

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL March 1987

ABSTRACT

In this research, analog active circuits are analyzed and designed using periodic sampling techniques. Switched capacitor networks are the basis of these techniques. The use of switched capacitor network allows active filters to be implemented in IC form. As an application, a general purpose digitally controlled analog sampled data filter is presented. The results of this programmable filter are compared with the computer simulations for theoretical and practical verifications. The final goal of this research is to demonstrate a number of practical conclusions about switched capacitor networks.



TABLE OF CONTENTS

I.	INTRODUCTION 10
	A. WHY SWITCHED CAPACITORS?
	B. NOTATION 10
	C. SWITCHED CAPACITOR EQUIVALENT RESISTORS 12
	D. CHARGE CONSERVATION ANALYSIS 10
	E. EXPERIMENTAL DEMONSTRATION OF SWITCHED CAPACITOR AS EQUIVALENT RESISTOR
	F. NONIDEAL PROPERTIES OF THE SWITCHED CAPACITOR
II.	THE BILINEAR TRANSFORMATION AS A SC FILTER Design technique
	A. GENERAL
	B. BILINEAR TRANSFORMATION
	C. THE EFFECTS OF HIGH SAMPLING RATE
	D. ELEMENT TRANSFORMATIONS
	1. Capacitor
	2. Resistor
	3. Inductor
	E. INTEGRATORS USING BILINEAR TRANSFORMATION
	1. Lossless Integrator
	2. Lossy Integrator and Experimental Results
III.	PROGRAMMABLE GIC SC FILTER
	A. GENERAL
	B. THE PROPOSED GIC SC PROGRAMMABLE FILTER 43
	C. THE REALIZED GIC SC PROGRAMMABLE FILTER 4"
IV.	COMPUTER SIMULATION OF THE PROPOSED GIC
	A. INTRODUCTION

	B.	SIMULATION RESPONSE(S)
		1. Low Pass Filter Realization
		2. High Pass Filter Realization
		3. Band Pass Filter Realization
		4. Notch Filter Realization
		5. All Pass Filter Realization
V.	EXPE SC F	ERIMENTAL RESULT OF THE PROGRAMMABLE GIC
	A.	GENERAL
	Β.	LOW PASS FILTER
	C.	HIGH PASS FILTER
	D.	BAND PASS FILTER
	E.	NOTCH FILTER
	F.	ALL PASS FILTER
	G.	EFFICIENCY OF THE CLOCK FREQUENCY
VI.	CON	CLUSION
APPEND	IX A:	TRANSFORMATION PROGRAM
APPEND	IX B:	SIMULATION PROGRAM
LIST OF	REFE	ERENCES
INITIAL	DIST	RIBUTION LIST

LIST OF TABLES

1.	THE ELEMENTS IDENTIFICATION FOR DIFFERENT REALIZATIONS OF THE GIC FILTER
2.	THE TRUTH TABLE OF THE SWITCHES LOGIC USED TO SELECT THE FILTERING FUNCTION
3.	THE FOUR-BIT WORDS THAT CONTROL W _p (F _p) 54
4.	THE FOUR-BIT WORDS THAT CONTROL Q _p

LIST OF FIGURES

,

1.1	Waveforms of a Two-Phase Clock 11
1.2	The Parallel SC Resistor Realization 12
1.3	The Series SC Resistor Realization14
1.4	The Combination of the Parallel and Series Realization
1.5	The Bilinear SC Realization of a Resistor
1.6	The Two Phase Clock Circuit
1.7	Two-Phase Clock
1.8	Leading Edge
1.9	Falling Edge
1.10	Experimental Circuit Using Parallel SC Realization
1.11	Experimental Result of Parallel SC Realization
1.12	Experimental Result of Parallel SC Realization
1.13	Experimental Circuit Using Bilinear SC Realization
1.14	Experimental Result of Bilinear SC Realization
1.15	Experimental Result of Bilinear SC Realization
1.16	Appearing of the Parasitic Capacitance
2.1	Floating Capacitor
2.2	An Analog Integrator
2.3	Bilinear SC Integrator
2.4	Bode Plot for an Analog Integrator 39
2.5	Magnitude Response for the Bilinear SC Integrator
2.6	The Lossy Bilinear Integrator
2.7	Computer Simulation of Lossy Integrator in s-Domain (Magnitude) 41
2.8	Computer Simulation of Lossy Integrator in s-Domain (Phase)
2.9	Computer Simulation of Lossy Bilinear Integrator in z-Domain (Magnitude)
2.10	Computer Simulation of Lossy Bilinear Integrator in z-Domain (Phase)
2.11	Computer Simulation of Lossy Bilinear Integrator Using Building Blocks Approach (Magnitude)

2.12	Computer Simulation of Lossy Bilinear Integrator Using Building Blocks Approach (Phase)
2.13	Experimental Result of Lossy Bilinear Integrator
3.1	The GIC Implementation Using Op. Amps 46
3.2	Schematic Diagram of the Programmable GIC SC Filter Showing the Controlled Nodes and Switches
3.3	The Detailed Design of the Control Circuit
3.4	The Two Capacitor Banks Realization for the Programming of w _p 51
3.5	The Capacitor Bank for the Programming of Q_p
3.6	The Detailed Design of Signal Processing Circuit
3.7	The Implemented Capacitor Bank for $w_p(f_p)$
3.8	The Implemented Capacitor Bank for Q _p
4.1	Ideal GIC LPF Magnitude Response
4.2	Ideal GIC LPF Magnitude Response 59
4.3	Ideal GIC LPF Magnitude Response
4.4	Ideal GIC LPF Magnitude Response with Different Q _p s 60
4.5	Ideal GIC HPF Magnitude Response
4.6	Ideal GIC HPF Magnitude Response
4.7	Ideal GIC HPF Magnitude Response
4.8	Ideal GIC HPF Magnitude Response with Different Q_ps
4.9	Ideal GIC BPF Magnitude Response
4.10	Ideal GIC BPF Magnitude Response
4.11	Ideal GIC BPF Magnitude Response with Different Q _p s65
4.12	Ideal GIC NF Magnitude Response
4.13	Ideal GIC NF Magnitude Response with Different Q _p s
4.14	Ideal GIC AP Phase Response
5.1	Experimental Result of LPF with Different f_p
5.2	Experimental Result of LPF with Different f_p
5.3	Experimental Result of LPF with Different f_p
5.4	Experimental Result of LPF with Different \dot{Q}_{p}
5.5	Experimental Result of HPF with Different f_p
5.6	Experimental Result of HPF with Different f_p
5.7	Experimental Result of HPF with Different $\dot{f_p}$
5.8	Experimental Result of HPF with Different \dot{Q}_{p}

5.9	Experimental Result of BPF with Different f _p	74
5.10	Experimental Result of BPF with Different fp	75
5.11	Experimental Result of BPF with Different \dot{Q}_p	75
5.12	Experimental Result of NF with Different f _p	76
5.13	Experimental Result of NF with Different \dot{Q}_p	77
5.14	Experimental Result of AF with Different f	78
5.15	Experimental Result Showing the Effect of the f _c	79
5.16	Experimental Result Showing the Effect of the f _c	79

I. INTRODUCTION

A. WHY SWITCHED CAPACITORS?

Modern active filter design is based mainly on RC filters. Practical RC filter realizations require in most cases large-valued capacitors, and high precision resistors and capacitors components to achieve accurate time constant. These two features created a major obstacle for IC implementation of RC filters.

The MOS integrated-circuit technology had found wide usage in industry because of its superior logic density, as compared to that achievable with bipolar technologies. A unique property which is held by the MOS integrated-circuits is the capability to store charge on a node for a short period of time, order of milliseconds, and to sense this stored charge continuously and nondestructively. This property was first used in dynamic random-access memories and dynamic logic. In the last few years the analog signal processing development gained a lot of momentum using the property mentioned above.

As it will be explained in the next section of this chapter, the realization of the RC time constant can be well controlled in MOS technology by determining clock period and the capacitor ratio. This idea made it possible for active filters to be implemented in IC form. Furthermore, MOS capacitors are nearly ideal, with very low dissipation factors and good temperature stability. As an economical approach, sampled-data filters can be fabricated using memory-like NMOS and CMOS processing. This analog and digital circuitry can be placed on the same chip. For the reasons presented above switched capacitor filters became attractive and useful.

B. NOTATION

In general sense, a switched capacitor network (SC) would be made up of switches, driven by an external clock, capacitors, and OP-amp if it is needed.

It is appropriate to identify some of the notations and symbols that will be used throughout this thesis. The switch symbol will always be shown open. It is said that the system has an n-phase clock, if the period of clock, T, has n segments corresponding to each phase. For simplicity, a two-phase clock is going to be used. Each switch associated with the proper clock phase will be designated by the symbol

 $\boldsymbol{\Phi}_{k}$

10

where k is an integer representing the number of clock phases in the system. Typically a switch is closed only once during the clock period. It is very important in SC networks to ensure that at any time, no two switches driven by different clock phases will be closed simultaneously (short circuit). Therefore, each phase of the clock has to have a less than 50% duty cycle. This is known as the *nonoverlapping clock*. Bipolar two phase nonoverlapping clock is shown in Figure 1.1. A convenient complementary notation for the clock phases is denoted by *odd* defined as Φ_1 and *even*, defined as Φ_2 . Thus, the sampled data waveforms can be stated as the sum of their odd and even components, e or o.



Figure 1.1 Waveforms of a Two-Phase Clock.

If we want to express the transfer function of a SC network, we can write at least four transfer functions corresponding to even and odd phase. A useful notation for the transfer function is shown in Equation 1.1; where i and j can be either e or o.

$$H^{ij}(z) = \frac{V_0^{j}(z)}{V_{in}^{i}(z)}$$
(eqn 1.1)

Since the switched capacitor networks have sampled data character, they can be treated similar to digital filters and analized in z-domain. However, SC filters are analog networks; thus, the analog concepts of impedance and loading, which are absent in digital filters, are retained. To solve this problem and to be able to apply network theory, z-domain equivalent circuits, are used, (also known as building blocks).

C. SWITCHED CAPACITOR EQUIVALENT RESISTORS

In this section realization of continuous resistor will be denoted in several methods using switched capacitor networks. The main goal here is to have the ability to replace the continuous resistor using an equivalent SC realization. Several methods are developed for continuous resistor realization. Four of these realizations are discussed below. First, is the parallel switched capacitor resistor realization. In this method, the circuit in Figure 1.2 is considered.



Figure 1.2 The Parallel SC Resistor Realization.

Initially, both switches are open and the capacitor is completely discharged. In the odd phase, Φ_1 is closed and capacitor will be charged to V_1 this can be expressed in the following

$$Q(t_0 + T/2) = CV_1$$
 (eqn 1.2)

Because of the nonoverlapping clock, first Φ_1 will be open and then even phase will start, Φ_2 will be closed, and C will be charged to V_2 . In this phase, total charge on the capacitor is

$$Q(t_0 + T) = CV_2 - CV_1$$
 (eqn 1.3)

We note that the final charge on the capacitor during one phase period is not necessarily equal to the charge flowing past the voltage sources during that period. The current can be written as

$$i = dq dt$$
 (eqn 1.4)

dq = CdV(eqn 1.5)

$$dq = C(V_2 - V_1)$$
 (eqn 1.6)

on the average

$$I = \frac{C(V_2 - V_1)}{T}$$
 (eqn 1.7)

$$\frac{V_2 - V_1}{I} = \frac{C}{T}$$
(eqn 1.8)

This yields the following relationship for parallel realization

where T is the clock period.

Second, let us consider the circuit shown in Figure 1.3 called the series switched capacitor realization of the continuous resistor. Using the same previous calculations for parallel SC resistor realization we can obtain Equation 1.9 as equivalent resistance for this type of realization.



Figure 1.3 The Series SC Resistor Realization.

A third realization is a combination of the parallel and series realization. This type of circuit is shown in Figure 1.4. Initially, again, both capacitors are discharged and switches are open. In the odd phase, Φ_1 is closed and C_2 is charged to V_1 .

$$Q_1(t_0 + T/2) = C_2 V_1$$
 (eqn 1.10)

In the even phase, Φ_1 is open and Φ_2 is closed respectively.

$$Q_2(t_0 + T) = C_1(V_2 - V_1) + C_2(V_2 - V_1)$$
 (eqn 1.11)

consequently

$$Q_1(t_0 + T) = C_1(V_1 - V_2)$$
 (eqn 1.12)

Equation 1.12 in fact is the component of $Q_2(t_0 + T)$ with the minus sign. If we continue to take the other phase, which is odd phase, we can write the following equation

$$Q_1(t_0 + 3T/2) = C_2(V_1 - V_2)$$
 (eqn 1.13)

So far, we completed one clock period, from T/2 to 3T/2. Thus, we calculate the total charge going into voltage sources.

$$Q_{1} = {}_{u} \int^{w} i_{1} dt = {}_{u} \int^{v} i_{1} dt + {}_{v} \int^{w} i_{1} dt$$

= $Q_{1}(t_{0} + T) + Q_{1}(t_{0} + 3T/2)$
 $u = t_{0} + T/2, v = t_{0} + T, w = t_{0} + 3T/2.$ On the average

where

$$I_{1} = \frac{C_{1}(V_{1} - V_{2}) + C_{2}(V_{1} - V_{2})}{T}$$
 (eqn 1.14)
$$R = \frac{T}{C_{1} + C_{2}}$$
 (eqn 1.15)



Figure 1.4 The Combination of the Parallel and Series Realization.

This realization is known as series-parallel realization of the continuous resistor. As it was seen from the Equation 1.15 the equivalent resistor depends on C_1 and C_2 . If the capacitor values are chosen equally, then Equation 1.15 becomes

$$R = T/2C$$
 (eqn 1.16)

Since twice the charge is transferred from one end to another, the resistance value is reduced by 2, as compared to the previous realizations.

There is another realization of the continuous resistor which has indeed the same result as the series-parallel realization. This configuration is shown in Figure 1.5 and known as the bilinear switched capacitance realization of a continuous resistor.



Figure 1.5 The Bilinear SC Realization of a Resistor.

In this approach, all switches change position twice every clock period. Therefore, actual clock period applied to circuit is T/2, rather than T. We can put T/2 in place of T in Equation 1.16 and obtain

$$R = T/4C$$
 (eqn 1.17)

In order to show some practical differences of these realizations, some outcomes of the experiments will be discussed and displayed in the next sections.

D. CHARGE CONSERVATION ANALYSIS

This method is a slightly different type of application of Kirchoff's current law, where charge q is used rather than current. In general, because of the two phase clocking operation, a pair of charge equations can be obtained, which characterize the charge conservation condition at a particular node for all sample instants. A pair of charge equations consist of both equations for the even sampling instants and for the odd sampling instants. These are written as follows

for even clock phase
$$(\Phi_2)$$

 $q_1^e(t') = q_m^o(t) + q_c^{o,e}(t), \quad t' > t$
for odd clock phase (Φ_1)
 $q_1^o(t') = q_m^e(t) + q_c^{o,e}(t), \quad t' > t$

where $q_i(t')$ is the charge held at one particular node at reference time t', $q_m(t)$ is the charge at the particular node from the previous phase period, called memory charge, and $q_c(t)$ is the charge injected at that particular node, called contribution charge.

SC networks are characterized mainly in terms of charge-transfer functions on which the discrete-time voltage v(kT) and discrete-time charge differentation $\Delta q(kT)$ are used as variables.

Assuming a SC network with i capacitors, and N denotes the total number of capacitors connected to a node P during even and odd clock phases, charge variations can be written as

$$\Delta q_{p}^{e}(nT) = \sum_{i} q_{pi}^{e}(nT) - \sum_{i} q_{pi}^{o}[(n-1)T]$$
(eqn 1.18)

for even n, and $i = 1, 2, \dots N_{ep}$.

$$\Delta q^{o}_{p}(nT) = \sum_{i} q^{o}_{pi}(nT) - \sum_{i} q^{e}_{pi}[(n-1)T]$$
(eqn 1.19)

for odd n, and $i = 1, 2, \dots N_{op}$.

In the z-domain, the above charge equations can be described as follows

$$\Delta Q_{p}^{e}(z) = \sum_{i} Q_{pi}^{e}(z) - z^{-\frac{1}{2}} \sum_{i} Q_{pi}^{o}(z)$$
 (eqn 1.20)

where $i = 1, ..., N_{ep}$.

$$\Delta Q^{o}_{p}(z) = \sum_{i} Q^{o}_{pi}(z) - z^{-\frac{1}{2}} \sum_{i} Q^{e}_{pi}(z)$$
 (eqn 1.21)

where $i = 1, ..., N_{op}$.

Equation 1.18 through Equation 1.21 are going to be used throughout this research.

E. EXPERIMENTAL DEMONSTRATION OF SWITCHED CAPACITOR AS EQUIVALENT RESISTOR

In this section, the mathematical and theoretical relationship between SC networks, of which the output is a sampled analog signal, and the corresponding equivalent resistance value found in the previous section, will be verified experimentaly.

As discussed previously, a two phase clock will be needed for all SC network realizations. These two phases can be practically generated from a single clock using a simple digital circuit shown in Figure 1.6 This circuit is capable of producing two nonoverlapping output clocks that can be used as the two phase clock needed. Output of the NOR gate will be high whenever both inputs are low. This ensures that one phase will be high when the other is low. To provide a larger margin between the two phases of the output clocks (longer nonoverlapping time), two inverters were utilized in each feedback loop to create a longer delay. In the lab, CD4049AE CMOS bipolar gates were used as inverter, which has approximately 15 ns delay time, and CD4001AE CMOS bipolar gates were used as NOR gate, which has 20 ns delay time. Master clock, which a is bipolar square wave, was provided by EXACT MODEL 120 WAVEFORM GENERATOR. The output of the clock circuit is shown in Figures 1.7, 1.8, 1.9. The nonoverlapping time was found to be 50 ns as expected.



Figure 1.6 The Two Phase Clock Circuit.

Two examples of SC resistor realizations were considered. The first is the parallel switched capacitor realization of a continuous resistance. A simple voltage divider network was constructed using this realization to demonstrate how close the experimental results are to the computed values. This circuit is shown in Figure 1.10. The switches used in this circuit are the CMOS Bilateral Switches CD4066B. These devices are most suitable for switched capacitor applications due to their lower channel resistance (80 ohms maximum), and will be used in all the experiments of this research.



Figure 1.7 Two-Phase Clock.



Figure 1.8 Leading Edge.



Figure 1.9 Falling Edge.



Figure 1.10 Experimental Circuit Using Parallel SC Realization.

The results of this experiment using 50.96 KHz and 101.19 KHz clock frequencies are shown in Figure 1.11 and Figure 1.12.



Figure 1.11 Experimental Result of Parallel SC Realization.



Figure 1.12 Experimental Result of Parallel SC Realization.

The second example is the bilinear switched capacitor realization of a continuous resistance. This experiment was conducted to compare the experimental results obtained using this topology and the theoratical value given by Equation 1.17. The results were also used to show the advantage of this topology over the parallel realization technique. The circuit used in this experiment is shown in Figure 1.13. The result using two different clock frequencies, 51.1 KHz and 101.82 KHz are displayed in Figure 1.14 and Figure 1.15.

In all of the above results, one can notice some deviation between experimental and computed values. These are caused by nonideal properties of the switched capacitor which are going to be discussed later in this section [Ref. 1].

These experimental results show that different SC realizations can be used to simulate resistors when switched capacitor value is within certain range depending on the clock frequency. Otherwise the use of equivalent resistance can lead to gross errors [Ref. 2].

Altough the bilinear realization yields a better approximation, there is an important disadvantage which is known as parasitic capacitance. This idea may be shown in Figure 1.16. The parasitic capacitance, Cg, is the capacitance which is virtually placed between one or both plates of the switched capacitor and ground. The value of this parasitic capacitance can reach 10 percent of the switched capacitor [Ref. 3].

Because of this parasitic capasitance, final equivalent resistance value were found to be lower than expected as seen appearently in Figure 1.14 and 1.15. For this reason the value of C can be selected a few percent lower than the nominal value to neglect some of effects of Cg. When C is lower than the computed value, according to Equation 1.17, R becomes larger and matches the computed line in Figure 1.14 and Figure 1.15.

F. NONIDEAL PROPERTIES OF THE SWITCHED CAPACITOR

The use of CMOS FET as switches introduces some secondary effects to the switched capacitor network. These effects may be classified as follows [Ref. 1].

- 1. Clock feedthrough.
- 2. Offset error and noise.
- 3. Nonlinear P-N junction capacitance.
- 4. Incomplete transfer of charge.

These secondary effects will be studied throughout this research.



Figure 1.13 Experimental Circuit Using Bilinear SC Realization.



Figure 1.14 Experimental Result of Bilinear SC Realization.



Figure 1.15 Experimental Result of Bilinear SC Realization.



Figure 1.16 Appearing of the Parasitic Capacitance.

II. THE BILINEAR TRANSFORMATION AS A SC FILTER DESIGN TECHNIQUE

A. GENERAL

Since the switched capacitor filters are sampled version of analog filters, the main goal of this chapter is to set up a bridge between continuous and discrete time domains, and use this as a design tool.

Since filters are typically specified by frequency-domain requirements, it is convenient to have a mathematical expression that allows to transform rational sdomain transfer functions to rational z-domain transfer functions. Such an expression should possess two qualities:

1. Stable s-domain transfer functions map into stable z-domain transfer functions.

2. The imaginary jw-axis of the s-plane map onto the unit circle of z-plane.

Item 1 ensures that transformed z-domain transfer functions will be stable. Item 2 ensures that not only will they be stable but that the shape of the gain response can be preserved.

From digital signal processing environment, there are several major mapping procedures which are used to transfer the information from s-domain into the z-domain or vice versa. They are as follows

- 1. Backward Difference (BD) Transformation
- 2. Forward Difference (FD) Transformation
- 3. Lossless Discrete Integrator (LDI) Transformation
- 4. Bilinear Transformation

By setting $s = -\alpha + jw$ and evaluating z, it can be determined whether items 1 and 2 are satisfied. The backward difference transformation maps the jw-axis inside the unit circle. Thus, item 1 is satisfied; however, item 2 is not. This mapping is stated as follows

$$z = 1 / (1 - sT)$$
 (eqn 2.1)

Appliying the same procedure for the forward difference transformation, it can be showed that the FD maps the jw-axis into a straight line outside the unit circle. Thus, the forward difference transformation satisfied neither item 1 nor 2. This transformation can be expressed as follows It can be concluded that the forward difference transformation maps s-plane poles and zeros with high quality factor into z-plane poles and zeros with higher quality factor. The resulting z-plane poles may be unstable. One can determine that the FD is unsuitable and that the BD is marginally suitable (for wT < 1) for transformation.

The lossless discrete integrator (LDI) transformation and the bilinear transformation satisfy two qualities.But, the LDI transformed transfer functions being realized require twice as much hardware as that required to realize bilinear transformed transfer functions. In the previous chapter, the results of the experiments showed that the bilinear realization of the continuous resistance would appear better than others. The bilinear realization is also very related to the bilinear mapping procedure that will be explained later in this chapter (Section E). For these reasons, the bilinear transformation will be deeply studied and vital points underlined so that one can use these points as a design aids.

B. BILINEAR TRANSFORMATION

The bilinear transformation is a method which is based on numerical analysis techniques. It solves the difference equation, which represents the system, according to the trapezoidal rule. In order to illustrate the technique let us follow an example. As a notation, $x_a(t)$ is used for input signal of an analog system and $y_a(t)$ as the output signal of the system. Let us assume that these two signals are related to each other by the first-order differential equation

$$b_1 \frac{dy_a(t)}{dt} + b_0 y_a(t) = a_0 x(t)$$
 (eqn 2.3)

The corresponding analog system transfer function is

$$H(s) = \frac{a_0}{b_1 s + b_0}$$
(eqn 2.4)

 $y_a(t)$ can be expressed as follows

$$y_{a}(t) = {}_{t_{0}} \int^{t} \frac{dy_{a}(t)}{dt} dt + y_{a}(t_{0})$$
 (eqn 2.5)

In this step, if the signal is sampled every T second and if t = nT, $t_0 = (n-1)T$, then

$$y_a(nT) = (n-1)T \int^T y'a(\tau) d\tau + y_a((n-1)T)$$
 (eqn 2.6)

If the integral process is evaluated by the trapezoidal rule we obtain

$$y_a(nT) = y_a((n-1)T) + T/2[y'_a(nT) + y'_a((n-1)T)]$$
 (eqn 2.7)

From the original differential equation

$$y_{a}'(nT) = -\frac{b_{0}}{b_{1}}y_{a}(nT) + \frac{a_{0}}{b_{1}}x_{a}(nT)$$

substituting into Equation 2.7 we obtain

$$y_{a}(nT)-y_{a}((n-1)T) = T/2[-b_{0}/b_{1}(y_{a}(nT)+y_{a}((n-1)T)) + a_{0}/b_{1}(x_{a}(nT)+x_{a}(n-1)T))].$$

Taking the z-transform and solving for H(z) gives

$$H(z) = \frac{Y(z)}{X(z)} = \frac{a_0}{b_1 \frac{2}{T} \frac{1 - z^{-1}}{1 + z^{-1}} + b_0}$$
(eqn 2.8)

If H(z) is compared with H(s), relationship between s and z can be obtained easily and written

H(z) = H(s) |

$$s = (\frac{2}{T} \frac{1 - z^{-1}}{1 + z^{-1}})$$
(eqn 2.9)

This can be shown to hold in general since an Nth-order differential equation can be written as a set of N first-order equations of the form of Equation 2.3.

$$s = \frac{2}{T} \frac{1 - z^{-1}}{1 + z^{-1}}$$
 (eqn 2.10)

$$z = \frac{1 + (T/2)s}{1 - (T/2)s}$$
 (eqn 2.11)

That is, the invertible transformation of Equation 2.10 is recognized as a bilinear transformation. Setting $s = \alpha + jw$ give us

$$z = \frac{1 + (T/2)(\alpha + jw)}{1 - (T/2)(\alpha + jw)}$$
(eqn 2.12)

by letting
$$z = re^{j\theta}$$
, we obtain

$$r = \frac{\sqrt{((2/T) + \alpha)^2 + w^2}}{\sqrt{((2/T) - \alpha)^2 + w^2}}$$
 and

$$\theta = \tan^{-1}\left(\frac{w}{2/T + \alpha}\right) - \tan^{-1}\left(\frac{w}{2/T - \alpha}\right)$$
 (eqn 2.13)

From Equation 2.13 the bilinear transformation maps

- 1. The right-half of the s-plane onto the region exterior to the unit circle where |z| = 1 of the z-plane. This comes from the fact that $\alpha > 0$, r > 1.
- 2. The imaginary axis of the s-plane onto the unit_icrcle, |z| = 1, of the z-plane. This comes from the fact that $\alpha = 0$, $z = \exp[j2\tan^{-1}(wT/2)]$
- 3. The left-half of the s-plane onto the interior of the unit circle, |z| = 1, of the zplane, because for $\alpha < 0$, r > 1.

From item 2 several other important observations can be made. For $\alpha = 0$ and w = 0, $z = 1e^{j0}$ which indicate that the s-plane origin maps to the point (1,0) in the z-plane. For $\alpha = 0$ and $w \rightarrow \infty$, $z = 1e^{j\pi}$ and for $\alpha = 0$ and $w \rightarrow \infty$, $z = 1e^{-j\pi}$ which indicate that the positive and negative w-axis in the s-plane map onto the upper and lower semicircles where |z| = 1 in the z-plane. Obviously, a stable analog filter produces a stable digital filter.

Since the entire imaginary axis (s = jw) in the s-plane, maps onto the unit circle (|z|=1) in the z-plane, nonlinear relationship between analog and digital frequencies can be easily seen. The distortion introduced here is known as the warping effect and it is illustrated using Equation 2.10 for s = jw and $z = e^{j\theta}$.

or

$$jw = \frac{2}{T} \frac{e^{j\theta} - 1}{e^{j\theta} + 1}$$
$$= \frac{2}{T} \frac{e^{j\theta/2}(e^{j\theta/2} - e^{-j\theta/2})}{e^{j\theta/2}(e^{j\theta/2} + e^{-j\theta/2})}$$
$$jw = \frac{2}{T} j \frac{\sin(\theta/2)}{\cos(\theta/2)}$$
(eqn 2.14)

and thus the imaginary axis in the s-plane is related to the unit circle in the z-plane through the relation

 $w = (2/T)tan(\theta/2)$ (eqn 2.15)

where θ is the digital frequency and w is the analog frequency.

To obtain H(z) from H(s) is rather tedious and time consuming. This transformation thus is generally done by the computer. For a second-order transfer function a computer program has been written and presented in Appendix A.

C. THE EFFECTS OF HIGH SAMPLING RATE

In the mapping process, generally the s-domain specifications of the filter are known. But, there might be some ambiguity if it is the case of obtaining a function H(s) from a given function H(z). However, when the sampling rate is much greater than the frequencies of interest, various assumptions can be made to obtain approximate relationships between the two domains.

For small |s|T, Equation 2.11 can be written

$$z = 1 + sT + \frac{(sT)^2}{2} + \frac{(sT)^3}{4} + \dots$$
 (eqn 2.16)

For high sampling rates, the second-order effects can be ignored, so Equation 2.11 can be approximated as

$$z = 1 + sT \qquad (eqn \ 2.17)$$

Equation 2.17 shows that as the sampling period T is decreased, or sampling frequency increased, z approaches the point z = 1.

The characteristic equation of the second-order analog filter can be expressed as

$$s^2 + \frac{W_n}{Q}s + W_n^2 = 0$$
 where Q is the quality factor (eqn 2.18)

The solution of the characteristic equation, that is the poles of the system can be described as

$$s_{1,2} = -\frac{W_n}{2Q} \pm j \frac{W_n}{2Q} \sqrt{4Q^2 - 1}$$
 (eqn 2.19)

On the other hand, the characteristic equation of the second-order digital filter can be written as follows

$$z^2 - 2r\cos\theta z + r^2 = 0$$
 (eqn 2.20)

using the approximation obtained in Equation 2.17

$$z_{1,2} = 1 + s_{1,2}T \qquad \text{consequently}$$

$$z_{1,2} = re^{\pm j\theta}$$

$$r = \sqrt{1 - (W_n T/Q) + (W_n T)^2} \qquad (\text{eqn } 2.21)$$

$$\theta = \tan^{-1} \frac{W_n T \sqrt{4Q^2 - 1}}{2Q - W_n T}$$
(eqn 2.22)

if Equation 2.21 is solved for Q

$$Q = \frac{W_n T}{(1-r)(1+r) + (W_n T)^2}$$
(eqn 2.23)
if Q is greater than unity as well as assuming high sampling rate, Equation 2.23 can be approximated as

$$Q \sim \frac{W_n T}{2(1-r) + (W_n T)^2}$$
 (eqn 2.24)

In the case of high sampling rate warping effect can be neglected and $\theta \sim W_n T$. Thus Equation 2.24 becomes

$$Q \sim \frac{\theta}{2(1-r)}$$
 for $2(1-r) > (W_n T)^2$ (eqn 2.25)

from Equation 2.25, r can be approximated as

$$r \cong 1 - \frac{\theta}{2Q}$$
 (eqn 2.26)

and $Cos\theta$ can be written as

$$\cos\theta \cong 1 - \frac{\theta^2}{2}$$
 (eqn 2.27)

Note that Equation 2.21 through Equation 2.27 are valid at high sampling rates and for large value of Q. For simplicity, if the characteristic equation of the z-domain transfer function is considered as

$$W_{n} = K \frac{\sqrt{1 + b_{1} + b_{2}}}{\sqrt{1 - b_{1} + b_{2}}}$$
(eqn 2.28)

For bilinear transformation,

 $z^2 + b_1 z + b_2 = 0$

$$Q = \frac{\sqrt{(1+b_1+b_2)(1-b_1+b_2)}}{2(1-b_2)}$$
(eqn 2.29)

where K is a constant involving a frequency prewarping [Ref. 4] and is given by

$$K = \frac{W}{\tan(\theta/2)}$$
 (eqn 2.30)

When high sampling rate condition is satisfied, $\theta/2 < 1$, K simply becomes

$$K = 2/T \tag{eqn 2.31}$$

D. ELEMENT TRANSFORMATIONS

In order to treat SC filters in z-domain, some concepts which don't exist in digital filters should be considered. These concepts are basically associated with passive circuit elements, which are inductances, capacitances and resistances.

If the bilinear transformation is used directly to obtain the admittances, one can use the results as an equivalent elements which are derived as follows. This method is usually known as Building Block Approach.

1. Capacitor

If the relationship between current and voltage across a capacitor is written as

$$\begin{split} i(t) &= c \frac{dv(t)}{dt} \quad \text{that is,} \quad \frac{dq(t)}{dt} = c \frac{dv(t)}{dt} \\ \text{by taking Laplace transform of both sides} \\ sQ(s) - q(0) &= c[sV(s) - V(0)] \quad \text{where, } \mathscr{L}[q(t)] = Q(s) \text{ and } \mathscr{L}[v(t)] = V(s). \\ q(0) &= v(0) = 0 \text{ as initial conditions.} \end{split}$$

$$Q(s)/V(s) = C$$

using bilinear transformation

$$Y_{c} = \frac{Q(z)}{V(z)} = C$$
 (eqn 2.32)

Equation 2.32 can be considered as admitance, which is not the way it is described. This new definition comes from the fact that the analysis of the SC circuit is done by using charge variation equations.

2. Resistor

If the same procedure followed for capacitor is applied for resistor, the following equations can be easily written.

Since
$$i(t) = Gv(t)$$
 where $G = 1/R$
 $\frac{dq(t)}{dt} = Gv(t)$

taking Laplace transform of both sides

$$sQ(s) - q(0) = GV(s) \quad \text{where } q(0) = 0$$
$$\frac{Q(s)}{V(s)} = \frac{G}{s}$$

using bilinear transform yields

$$Y_{R} = \frac{Q(z)}{V(z)} = \frac{G}{s} = \frac{GT}{2} \frac{1+z^{-1}}{1-z^{-1}}$$
(eqn 2.33)

3. Inductor

The instantaneous voltage and current for an inductor L are related by

$$v(t) = L \frac{di(t)}{dt}$$

$$v(t) = L \frac{d^2q(t)}{dt^2}$$
taking Laplace transform

$$V(s) = L[s^2Q(s) - sq(0) - q'(0)] \quad \text{where } q(0) = q'(0) = 0$$

$$\frac{Q(s)}{V(s)} = \frac{1}{Ls^2} \quad \text{using bilinear transformation yields}$$

$$Y_{L} = \frac{Q(z)}{V(z)} = \frac{1}{Ls^{2}} = \frac{T^{2}}{4L} \frac{(1+z^{-1})^{2}}{(1-z^{-1})^{2}}$$
(eqn 2.34)

To express the single floating capacitor shown in Figure 2.1, charge variation equations, Equation 1.20 and Equation 1.21, can be used.

$$\begin{split} \Delta Q^{e}_{1}(z) &= CV^{e}_{1}(z) - Cz^{-\frac{1}{2}}V^{o}_{1}(z) - CV^{e}_{2}(z) + Cz^{-\frac{1}{2}}V^{o}_{2}(z) \\ \Delta Q^{o}_{1}(z) &= CV^{o}_{1}(z) - Cz^{-\frac{1}{2}}V^{e}_{1}(z) - CV^{o}_{2}(z) + Cz^{-\frac{1}{2}}V^{e}_{2}(z) \\ \Delta Q^{e}_{2}(z) &= CV^{e}_{2}(z) - Cz^{-\frac{1}{2}}V^{o}_{2}(z) - CV^{e}_{1}(z) + Cz^{-\frac{1}{2}}V^{o}_{1}(z) \end{split}$$



Figure 2.1 Floating Capacitor.

 $\Delta Q_{2}^{\circ}(z) = CV_{2}^{\circ}(z) - Cz_{2}^{-\frac{1}{2}}V_{2}^{e}(z) - CV_{1}^{\circ}(z) + Cz_{1}^{-\frac{1}{2}}V_{1}^{e}(z)$ From these equations

$$\Delta Q^{e}_{1}(z) + \Delta Q^{o}_{1}(z) = C(1 - z^{-\frac{1}{2}})[V^{e}_{1}(z) + V^{o}_{1}(z)]$$

$$- C(1 - z^{-\frac{1}{2}})[V^{e}_{2}(z) + V^{o}_{2}(z)]$$
(eqn 2.35)

and

$$\Delta Q_{2}^{e}(z) + \Delta Q_{2}^{o}(z) = C(1 - z^{-\frac{1}{2}})[V_{2}^{e}(z) + V_{2}^{o}(z)]$$

$$- C(1 - z^{-1/2})[V_{1}^{e}(z) + V_{1}^{o}(z)]$$
(eqn 2.36)

Since $\Delta Q(z) = \Delta Q^{e}(z) + \Delta Q^{o}(z)$ and $V(z) = V^{e}(z) + V^{o}(z)$

Equation 2.35 and Equation 2.36 can be written as

$$\Delta Q_1(z) = C(1 - z^{-\frac{1}{2}})V_1(z) - C(1 - z^{-\frac{1}{2}})V_2(z)$$
 (eqn 2.37)

$$\Delta Q_2(z) = C(1 - z^{-\frac{1}{2}})V_2(z) - C(1 - z^{-\frac{1}{2}})V_1(z)$$
 (eqn 2.38)

From Equation 2.37 and 2.38, admitance Y_c appears as $Y_c = C(1 - z^{-\frac{1}{2}})$ Since $z^{-1} = e^{-jwT}$ then $z^{-\frac{1}{2}} = e^{-jwT/2}$, even though the period of the sampling decreases to half of the orginal value. Then

 $(z')^{-1} = z^{-1/2}$ can be written.

$$Y_c = C(1 - (z')^{-1})$$
 (eqn 2.39)

Since Equation 2.39 is realizable with simple SC networks, we can compare this, Y_c , with Equation 2.32 and consider $(1 - (z')^{-1})$ factor as a scaling factor [Ref. 5]. Therefore Equation 2.32, Equation 2.33, and Equation 2.34 can be written as

$$Y_c = C(1 - z^{-1})$$
 (eqn 2.40)

$$Y_R = GT/2(1+z^{-1})$$
 (eqn 2.41)

$$Y_{L} = \frac{T^{2}}{4L} \frac{(1+z^{-1})^{2}}{(1-z^{-1})}$$
 (eqn 2.42)

This would be a good place to revisit the bilinear switched capacitance realization of the continuous resistor shown in Figure 1.5. It is also known as the floating bilinear resistor. Charge equations in z-domain are

$$\Delta Q_{1}^{e}(z) = CV_{1}^{e}(z) + Cz_{2}^{-\frac{1}{2}}V_{1}^{o}(z) - CV_{2}^{e}(z) - Cz_{2}^{-\frac{1}{2}}V_{2}^{o}(z)$$

$$\Delta Q_{1}^{o}(z) = CV_{1}^{o}(z) + Cz_{2}^{-\frac{1}{2}}V_{1}^{e}(z) - CV_{2}^{o}(z) - Cz_{2}^{-\frac{1}{2}}V_{2}^{e}(z)$$

$$\Delta Q_{2}^{e}(z) = CV_{2}^{e}(z) + Cz_{2}^{-\frac{1}{2}}V_{2}^{o}(z) - CV_{1}^{e}(z) - Cz_{2}^{-\frac{1}{2}}V_{1}^{o}(z)$$

$$\Delta Q_{2}^{o}(z) = CV_{2}^{o}(z) + Cz_{2}^{-\frac{1}{2}}V_{2}^{e}(z) - CV_{1}^{o}(z) - Cz_{2}^{-\frac{1}{2}}V_{1}^{e}(z)$$

$$Q_{1}^{e}(z) + \Delta Q_{1}^{o} = C(1 + z_{2}^{-\frac{1}{2}})V_{1}(z) - C(1 + z_{2}^{-\frac{1}{2}})V_{2}(z) \qquad (eqn \ 2.43)$$

$$\Delta Q_{2}^{e}(z) + \Delta Q_{2}^{o}(z) = C(1 + z^{-\frac{1}{2}})V_{2}(z) - C(1 + z^{-\frac{1}{2}})V_{1}(z)$$
 (eqn 2.44)

Equation 2.43 and Equation 2.44 yields

Δ

$$Y_R = C(1 + z^{-1/2})$$
 (eqn 2.45)

Since $(z')^{-1} = z^{-\frac{1}{2}}$, this can be written as

$$Y_R = C(1 + (z')^{-1})$$
 (eqn 2.46)

if Equation 2.46 is compared to Equation 2.41

$$Y_{R} = (GT'/2)(1 + (z')^{-1}) = C(1 + (z')^{-1})$$

$$G = 2C/T$$

$$R = \frac{T'}{2C} \text{ and } T' = T/2$$

$$R = \frac{T}{4C}$$
(eqn 2.47)

which is the same as Equation 1.17, as expected.

E. INTEGRATORS USING BILINEAR TRANSFORMATION

Since the integrators are widely used circuits in analog signal processing, their transfer functions will be investigated and compared with the results obtained in the lab to decide how much error would be introduced using bilinear transformation.

1. Lossless Integrator

An analog lossless integrator is shown in Figure 2.2. If the resistor is replaced by the bilinear SC resistor equivalent circuits presented in Chapter I, Figure 2.3 is obtained and obviuosly

$$C_1 = \frac{T}{4R_1}$$



Figure 2.2 An Analog Integrator.



Figure 2.3 Bilinear SC Integrator.

if charge variation equations are written in the z-domain,

$$C_2 V_2^o(z) = C_2 V_2^e(z) z^{-\frac{1}{2}} - C_1 V_1^e(z) z^{-\frac{1}{2}} - C_1 V_1^o(z)$$
 (eqn 2.48)

can be obtained for odd phase and

$$C_2 V_2^{e}(z) = C_2 V_2^{o}(z) z^{-\frac{1}{2}} - C_1 V_1^{o}(z) z^{-\frac{1}{2}} - C_1 V_1^{e}(z)$$
(eqn 2.49)

can be obtained for even phase. Knowing that

$$V_1(z) = V_1^e(z) + V_1^o(z)$$

 $V_2(z) = V_2^e(z) + V_2^o(z)$

from Equation 2.48 and Equation 2.49

$$H(z) = \frac{V_2(z)}{V_1(z)} = -\frac{C_1}{C_2} \frac{(1+z^{-\frac{1}{2}})}{(1-z^{-\frac{1}{2}})}$$
(eqn 2.50)

Since $z^{-\frac{1}{2}} = (z')^{-1}$ the transfer function H(z) is rewritten as

$$H(z') = -\frac{C_1}{C_2} \left(\frac{1 + (z')^{-1}}{1 - (z')^{-1}} \right)$$
 (eqn 2.51)

Transfer function for a simple analog integrator is

$$H(s) = -\frac{1}{R_1 C_2 S}$$
 where $R_1 = \frac{T}{2C_1}$, as in Equation 1.16

$$H(s) = -\frac{2C_1}{C_2 TS}$$

(eqn 2.52)

If Equation 2.51 is compared to Equation 2.52

$$s = \frac{2}{T} \left(\frac{1 - z^{-1}}{1 + z^{-1}} \right)$$

which is nothing more than bilinear mapping.

The lossless integrator would not be implemented due to the fact that the operational amplifier requires some dc feedback. The computer simulations of both H(s) and H(z) are shown in Figure 2.4 and Figure 2.5. These figures demonstrate clearly the nonlinear relationship between s-domain and z-domain due to the warping property introduced by the bilinear transformation.

2. Lossy Integrator and Experimental Results

As mentioned earlier, the lossless integrator can not be realized in practice. Instead, the lossy integrator is considered in practical SC circuit. The lossy bilinear integrator is shown in Figure 2.6. The analog lossy integrator's transfer function H(s) can be written as

$$H(s) = \frac{V_{o}(s)}{V_{i}(s)} = -\frac{1}{R_{1}C_{2}(s+1/(R_{3}C_{2}))}$$
(eqn 2.53)

where $R_1 = T/(4C_1)$ and $R_3 = T/(4C_3)$.

If a high sampling rate is used the warping effect can be ignored. The bilinear transformation yields the following

$$H(z') = -2 \frac{C_1}{C_3} \frac{(1+(z')^{-1})}{2(1+(z')^{-1}) + C_2/C_3(1-(z')^{-1})}$$
(eqn 2.54)

As an experimental set of values in the lab,

$$C_1 = 226 \text{ pf}$$

 $C_2 = 431 \text{ pf}$
 $C_3 = 4.2 \text{ pf}$

were choosen and CD4066 CMOS switches and LM741 Operational Amplifiers were used. H(z') was obtained by the computer program given in Appendix A, using the following equation.



Figure 2.4 Bode Plot for an Analog Integrator.



Figure 2.5 Magnitude Response for the Bilinear SC Integrator.





$$H(s) = -1.066 \ 10^5 \frac{1}{s + 1.9841 \ 10^3}$$
 (eqn 2.55)

$$H(z') = -\frac{0.5195(z')^2 + 1.039z' + 0.5195}{(z')^2 + 0.0193z' - 0.98066} \quad \text{with } f_c = 50.8 \text{ KHz} \quad (eqn \ 2.56)$$

The computer simulation results were displayed in Figure 2.7, Figure 2.8, Figure 2.9, and Figure 2.10. Using building block approach, the transfer function of Figure 2.6 can be readily written as follows

$$H(z') = -\frac{C_1}{C_2} \frac{(1+(z')^{-1})}{(1+C_{3'}C_2) - (1-(C_{3'}C_2)z')}$$
(eqn 2.57)

Using the previuos capacitor values H(z') becomes

$$H(z') = \frac{-0.5243z' - 0.5243}{1.00974z' - 0.99026}$$
(eqn 2.58)

Equation 2.58 is shown in Figure 2.11 and Figure 2.12

Finally Figure 2.13 shows the output of the practical circuit of Figure 2.6. The experimental result perfectly matches all the computer simulations outputs of Figure 2.7 through Figure 2.12. Further more, a smoothing low-pass filter is connected to the output of the practical circuit to get rid of the clock feedthrough problem mentioned in Chapter I.



Figure 2.7 Computer Simulation of Lossy Integrator in s-Domain (Magnitude).



Figure 2.8 Computer Simulation of Lossy Integrator in s-Domain (Phase).



Figure 2.9 Computer Simulation of Lossy Bilinear Integrator in z-Domain (Magnitude).



Figure 2.10 Computer Simulation of Lossy Bilinear Integrator in z-Domain (Phase).



Figure 2.11 Computer Simulation of Lossy Bilinear Integrator Using Building Blocks Approach (Magnitude).



Figure 2.12 Computer Simulation of Lossy Bilinear Integrator Using Building Blocks Approach (Phase).



Figure 2.13 Experimental Result of Lossy Bilinear Integrator.

These results showed that the following design steps can be used to meet the given specifications.

- 1. Definitions of the filter specifications in the frequency domain.
- 2. Construction of the continuous transfer function H(s).
- 3. Transformation from H(s) to H(z') using bilinear mapping technique.
- 4. Use of building block approach as implimentation.
- 5. Finally construction of switched capacitor realization of the filter. Or after step 2.
- 6. Resistor simulation of the continuous resistance.
- 7. Go to step 5 (taking into account nonideal properties of the SC networks).

The most important outcome of this experiments is the different approaches one can use to simulate continuous resistance using bilinear switched capacitor realization. In one approach the bilinear transformation is used through the step 1, 2, 3, 4, 5. The other approach would yield the same results using steps 1, 2, 6, 3, 7. This fact is shown in Figure 2.11 and Figure 2.9 respectively.

III. PROGRAMMABLE GIC SC FILTER

A. GENERAL

The programmable filter is a very interesting and useful application of the SC networks. This is due to the fact that the SC circuit's frequency response can be changed by varying clock frequency. In fact a remarkable feature is that, multiplying the clock frequency by a factor α results in scaling the frequency response (multiplied) by the same factor along the frequency axis.

Most of the active SC networks have limitation over the clock frequency range, depending on the operational amplifier's settling time used in the circuit. In today's technology, MOS op. amps. can be designed with 0.5 μ sec settling time to reach 0.1% of its final value of the step response. Clock rates up to 1 MHz seem feasible. In practice, MOS op. amps. has been designed which settle to within 0.1% of the final value in 2 μ sec and achieve dc gains greater than 60 dB. Therefore sampling rates of up to 250 KHz, can be easily achieved. Considering the Nyquist criteria, almost a 100 KHz signal can be processed using SC networks, if the op-amp slew rate is not taken into account.

The design approach used in this research, in general, is the extension of the design explained in [Ref. 6]. It addresses three different aspects of programmability. These are

- 1. Programming the filter topology using a minimal set of elements to obtain any type of filtering function desired, for example LP, HP, BP, N and AP, by using a binary control word.
- 2. Progamming the filter's transfer function parameters (pole resonant frequency and quality factor) for a chosen type of filtering function by using a digital control word.
- 3. Reprogramming the filter's transfer function parameters by changing the clock frequency (practically from 50 KHz to 250 KHz).

B. THE PROPOSED GIC SC PROGRAMMABLE FILTER

The basic active network considered as the heart of the GIC SC programmable filter is the Generalized Inumittance Converter (GIC) structure [Ref. 7] of Figure 3.1, whose superior performance was established in the [Ref. 8] and [Ref. 9]. The filters transfer functions derived can be found in [Ref. 6].



Figure 3.1 The GIC Implementation Using Op. Amps..

The bilinear realization of a continuous resistance was used throughout the design. Table 1, illustrates that for any filter realization, five switched capacitors, two unswitched capacitors, and two op. amps. are required. G stands for the admittance represented by switched capacitor.

The passive elements are connected to the different nodes, shown in Figure 3.2, for the different realizations. A set of MOS bilateral switches controlled by a digital binary word are used to interchange the elements to achieve the different types of filter realization. The truth table of the switch control logics is shown in Table 2. Figure 3.3 illustrates the CMOS logic circuit used for realizing this truth table.

Four of the five switched capacitors are equal and of value C_{eq} each, the fifth switched capacitor is the Q_p determining capacitor and of value $C_q = C_{eq}/Q_p$. Other two capacitors in the circuit are equal, and of value $C = 4f_cC_{eq}/w_p$ each. The two equal banks of capacitors are used to control w_p . Each bank contains n binary weighted capacitors connected in parallel through analog CMOS switches as shown in Figure 3.4. Using a digital binary word of n bits to control w_p , 2ⁿ different values of C will result at the 2 terminals of both capacitor banks that correspond to 2ⁿ different values of w_p .

Filter Type	Y ₁	۲ ₂	Y ₃	¥4	Υ ₅	. ^ү 6	۲ ₇	^ү 8
LP	G	С	C <mark>+G</mark> QP	G	G	0	0	G
НР	G	G	С	G	0	G	С	$\frac{G}{QP}$
BP	G	G	С	G	0	G	G QP	с
N∙	G	G	С	G	G	0	с	G QP
AL	G	G	с	G	G	0	с	$\frac{G}{QP}$

TABLE 1 THE ELEMENTS IDENTIFICATION FOR DIFFERENT REALIZATIONS OF THE GIC FILTER

Using a similar technique the value of C_q can be controlled through a bank of m binary weighted capacitors in parallel through analog CMOS switches as shown in Figure 3.5. Using a digital binary word of m bits to control Q_p , 2^m different values of C_q can be achieved that correspond to 2^m different values of Q_p . Thus, full independent control of the pole pair w_p and Q_p are achieved by programming the switches to obtain the corresponding C and C_q .

C. THE REALIZED GIC SC PROGRAMMABLE FILTER

The detailed diagram of the signal processing circuit of the constructed GIC SC filter is shown in Figure 3.6. The value of m and n were selected m=n=4. Thus, 15 different values of w_p (f_p) and Q_p were obtained as it is illustrated at the corresponding Table 3 and Table 4. The implemented banks for the control of w_p and Q_p are shown in Figure 3.7 and Figure 3.8 with their values. The clock frequency is 101 KHz throughout the design. According to this clock frequency, the switched capacitors value were choosen within range from 500 pF to 8nF, using experimental result of Chapter I Figure 1.15.



Figure 3.2 Schematic Diagram of the Programmable GIC SC Filter Showing the Controlled Nodes and Switches.

,

TABLE 2 THE TRUTH TABLE OF THE SWITCHES LOGIC USED TO SELECT THE FILTERING FUNCTION

p					-
5 ₃₀	1	0	0	1	0
s ₂₉	0	1	-	0	1
s16	1	1	1	0	0
S ₁₅	0	0	0	1	-
S ₁₄	. 0	-		-	1
s ₁₃	-	0	0	0	0
⁵ 12	0	1	-1	1	1
5 ₁₁	1	0	0	0	0
5 ₁₀	0	1 .	0	1	1
s ₉	0	0	1	0	0
s 8	-	0	0	0	0
s ₇	0	0	-	0	0
s ₆	Q	1	0	1	1
s5	` 	0	0	С	0
s4	1	0	0	0	0
s3	0	1		1	-
s ₂	1	0	0	1	1
s ₁	0	1	1	0	0
Switch Filter	Low Pass	litgh Pass	Band Pass	Notch	All Pass
Binary Input	0 0 0	0 0 1	010,	0 1 1	1 0 0



Figure 3.3 The Detailed Design of the Control Circuit.







Figure 3.5 The Capacitor Bank for the Programming of Q_p .



Figure 3.6 The Detailed Design of Signal Processing Circuit.

TABLE 3 THE FOUR-BIT WORDS THAT CONTROL $\mathrm{W}_{\mathrm{p}}\left(\mathrm{F}_{\mathrm{p}}\right)$

Sd	Sc	Sb	Sa	IDEAL nf	ON CIRCUIT	POLE FREQUENCY KHz
Ø	Ø	Ø	Ø			
0	Ø	Ø	1	5	4.9	30.35
Ø	Ø	1	Ø	10	10.4	14.3
Ø	0	1	1	15	15.3	9.72
Ø	1	Ø	Ø	20	19.7	7.55
Ø	1	ø	1	25	24.7	5.02
Ø	1	1	Ø	30	30.1	4.94
Ø	1	1	1	35	35	4.25
1	Ø	Ø	Ø	47	46.9	3.17
1	Ø	Ø	1	52	51.8	2.87
1	Ø	1	Ø	57	57.3	2.595
1	Ø	1	1	62	62.2	2.391
1	1	Ø	Ø	67	66.6	2.23
1	1	Ø	1	72	71.5	2.08
1	1	1	Ø	77	77	1.93
1	1	1	1	82	81.9	1.81
CLOCK FREQUENCY = 101KHz						

•

TABLE 4 THE FOUR-BIT WORDS THAT CONTROL Q_{P}

Sd	Sc	Sþ	Sa	IDEAL Pf	ON CIRCUIT	QUALITY FACTOR Q
Ø	Ø	Ø	Ø			
Ø	Ø	2	1	150	148	15.54
Ø	Ø	1	ò	300	295	7.796
Ø	Ø	1	1	450	443	5. 192
Ø	1	Ø	Ø	560	508	4.52
Ø	1	Ø	1	710	556	4.070
Ø	1	1	Ø	860	803	2.864
Ø	1	1	1	1010	951	2.41
1	Ø	Ø	Ø	1000	1090	2.11
1	Ø	Ø	1	1150	1238	1.8578
1	Ø	1	Ø	1300	1385	1.66
1	Ø	1	1	1450	1533	1.5
1	1	2	Ø	1560	1533	1.5
1	1	Ø	1	1710	1681	1.368
1	1	1	Ø	1860	1828	1.258
1	1	1	1			
CLOCK FREQUENCY = 101KHz						



Figure 3.7 The Implemented Capacitor Bank for w_p (f_p).



Figure 3.8 The Implemented Capacitor Bank for Q_p .

IV. COMPUTER SIMULATION OF THE PROPOSED GIC ACTIVE FILTER

A. INTRODUCTION

In order to observe the theoretical frequency responses of the different realizations, that is LP, HP, BP, N and AP, with different pole frequencies and quality factors, the computer program, GICFRQ, has been written in FORTRAN programming language. The Display Integrated Software System and Plotting Language (DISSPLA) has been used to produce the desired graphic output. This frequency response program is shown in Appendix B. As it is seen this program, accepts some inputs from a data file, related with the transfer function of the realization. These inputs are processed through the program and results are passed to DISSPLA to draw the graph. One can plot the phase responses of the realizations as well as the magnitude responses by making minor changes in the DISSPLA package.

Because of the two four-bit control words for each realization, there will be a rather large number of input sets. For this reason a few intermediate control words were picked up randomly. In order to compare the computer simulations to the experimental results, the same control words are going to be choosen in next chapter.

B. SIMULATION RESPONSE(S)

1. Low Pass Filter Realization

Using the elements values prescribed in Table 1 yields the following low pass filter transfer function

$$H(s) = \frac{2W_{p}^{2}}{s^{2} + (W_{p}/Q_{p})s + W_{p}^{2}}$$
(eqn 4.1)

First, it is assumed that the control word for Q_p is set to 1010 which corresponds to Q_p = 1.66 as shown in Table 4. Then Figure 4.1 through Figure 4.3 are plotted by varying the $W_p(f_p)$ to illustrate the magnitude responses of the ideal LPF GIC realization. Second, the control word W_p is set to 1010 which corresponds to $f_p = 2.595$ KHz as shown in Table 3. Then Figure 4.4 are plotted for $Q_p = 2.11$, $Q_p = 4.07$, $Q_p = 5.192$.



Figure 4.1 Ideal GIC LPF Magnitude Response.



Figure 4.2 Ideal GIC LPF Magnitude Response.



Figure 4.3 Ideal GIC LPF Magnitude Response.



Figure 4.4 Ideal GIC LPF Magnitude Response with Different Q_ps.

2. High Pass Filter Realization

Using the elements value shown in Table 1 yields the following high pass filter transfer function

$$H(s) = \frac{2s^2}{s^2 + (W_p/Q_p)s + W_p^2}$$
(eqn 4.2)

If we do the same set up as we did for the low pass filter case, we can obtain the various magnitude response curves shown in Figure 4.5 through Figure 4.7. Figure 4.8 illustrates the effect of changing Q_p on filter response. The same quality factor was especially chosen as in the case of the low pass filter, because similarities and differences can be illustrated more apperant in this fashion.



Figure 4.5 Ideal GIC HPF Magnitude Response.



Figure 4.6 Ideal GIC HPF Magnitude Response.



Figure 4.7 Ideal GIC HPF Magnitude Response.



Figure 4.8 Ideal GIC HPF Magnitude Response with Different Q_ps.

3. Band Pass Filter Realization

The band pass transfer function of the GIC filter is

$$H(s) = \frac{2(W_{p}/Q_{p})s}{s^{2} + (W_{p}/Q_{p})s + W_{p}^{2}}$$
(eqn 4.3)

This will correspond to a gain of two at the pole frequency

 $H(jW_p) = 2$

BPF realization is simulated for various $W_p(f_p)$ when $Q_p = 4.52$ in Figure 4.9 and Figure 4.10. Figure 4.11 shows the magnitude response of BPF with different quality factors namely $Q_p = 5.192$, $Q_p = 7.796$ and $Q_p = 15.54$ with W_p held constant. All figures show that the maximum gain at the pole frequency (W_p) is 2 independent of the quality factor.



Figure 4.9 Ideal GIC BPF Magnitude Response.



Figure 4.10 Ideal GIC BPF Magnitude Response.



Figure 4.11 Ideal GIC BPF Magnitude Response with Different Q_ps.

4. Notch Filter Realization

Using apropriate element combination, a notch filter transfer function can be obtained as

$$H(s) = \frac{s^2 + W_n^2}{s^2 + (W_p/Q_p) + W_p^2}$$
(eqn 4.4)

Figure 4.12 illustrates the ideal notch filter amplitude response for a variety of frequencies with constant Q_p , $Q_p = 1.66$, while Figure 4.13 for a variety of Q_p s with constant $W_p(f_p)$. The notch frequency, W_n , is determined by both pole frequency and quality factor. As it is shown in the figures, if one of the parameters is held as constant the notch frequency still will continue to shift along the frequency axis.



Figure 4.12 Ideal GIC NF Magnitude Response.



Figure 4.13 Ideal GIC NF Magnitude Response with Different Q_ns.
5. All Pass Filter Realization

As proposed in Table 1 using the same element values as in the notch filter case but different output node, all pass filter transfer function can be derived as

$$H(s) = \frac{s^2 - (W_p/Q_p)s + W_p^2}{s^2 + (W_p/Q_p)s + W_p^2}$$
(eqn 4.5)

which takes the value of Magnitude $\rightarrow 1$ as ideal amplitude response. All pass transfer functions are often needed for delay equalization, that is, the phase response of the circuit has to have 360 \circ shifting property around the pole frequency, f_p . This property agree with the computer simulation result shown in Figure 4.14.



Figure 4.14 Ideal GIC AP Phase Response.

V. EXPERIMENTAL RESULT OF THE PROGRAMMABLE GIC SC FILTER

A. GENERAL

All parts of the circuit, of which detailed designs were shown in Chapter III, were integrated to construct the complete digitally controlled programmable GIC SC filter. After the circuit was built a variety of measurements were taken in order to study the response of the network with the different configuration, as explained in Chapter III. The switches in this GIC SC filter, are devided into two sets, each performing a different function. The first set of switches are used to control the filter characteristics. The second set are used for resistor realization using the switched capacitor techniques discussed earlier. The effect of the control switches which introduce a resistance of 80 ohm each at closed position can be found in [Ref. 6]. There are some general problems which may cause changes in the response of the network. These are listed below.

- 1. The prototype board creates capacitance values in the order of pfs at each node.
- 2. The master clock was provided by the EXACT MODEL 120 waveform generator which is not so stable. Its output varies with the time.
- 3. All switches introduce a resistance value from 60 ohm to 90 ohm at closed position.
- 4. All probes being used for measurement have some capacitance value.
- 5. Grounding problem.
- 6. The equipment scaling problem exists during the measurements.
- 7. Capacitor values change within their tolerance limitation.

In order to compare the experimental result to the computer simulation graphs, the closest control bitwords were used to set up the pole frequency and quality factor. After the response of all filter configurations were plotted, the clock frequency was varied to observe changes of pole frequency and the amount of linearity between clock and pole frequency. Finally, measurements were taken to show the sensitivity the quality factor to clock frequency changes.

B. LOW PASS FILTER

With the topology-control bitword 000, the network realized a Low Pass Filter response. Altough all calculations were made under 101 KHz clock frequency, because of the unstability of the waveform generator mentioned above, average clock frequency was found to be 99.5 KHz. Q_p was set to 1010 which corresponds to approximately 1.66. Magnitude response curves were plotted within the range of programmability of pole frequency, namely from 1.81 KHz to 30.3 KHz. Expected results were obtained up to 7.55 KHz. Beyond this frequency, the gain declined slightly, while quality factor experienced little changes. This can be seen in Figure 5.1 through 5.3. Control bitword for pole frequency was set to 1010, which is $f_p = 2.5$ KHz, while changing Q_p control bitword to 1000, 0101 and, 0011 which corresponds to 2.11, 4.07 and, 5.19 respectively. Figure 5.4 was plotted under these conditions. The plot is quite similar to computer simulation except $Q_p = 5.19$. This is also expected because of the fact that setting up the quality factor to 5.19 requires 440 pf capacitance value. This value falls out of the range that we considered in Figure 1.15. The continuous resistance value was not realizable according to the design value. As a result, some deviation from quality factor was experienced. Figure 5.4 shows that the pole frequency was not effected, since the 440 pf capacitor is not the element used to control f_p .



Figure 5.1 Experimental Result of LPF with Different fp.



Figure 5.2 Experimental Result of LPF with Different f_p .



Figure 5.3 Experimental Result of LPF with Different f_p .



Figure 5.4 Experimental Result of LPF with Different Q_p.

C. HIGH PASS FILTER

With the topology-control bitword 001, the network realized a High Pass Filter. For this case, all measurements are taken under 101.8 KHz clock frequency. The quality factor was set to 1.66 for six different values of pole frequency shown in Figure 5.5 through Figure 5.7. In regard to pole frequency and gain, expected results were obtained. But the quality factor tends to get closer to computed curve up to 5 KHz frequency range and then diverges. On the other hand, if we consider changes in the quality factor, as shown in Figure 5.8, the small Q_p s were implemented more accuretly. This is because, small quality factors require larger capacitance value and these values can realize the equivalent resistance well enough. Three different quality factors were used when Figure 5.8 was plotted. There is no distortion in the pole frequency as expected theoretically.



Figure 5.5 Experimental Result of HPF with Different f_p .



Figure 5.6 Experimental Result of HPF with Different f_p .



Figure 5.7 Experimental Result of HPF with Different f_p .



Figure 5.8 Experimental Result of HPF with Different Q_p .

D. BAND PASS FILTER

The 010 topology-control bitword realizes the Band Pass Filter. The quality factor was set to 0100 which corresponds to 4.52. Figure 5.9 and Figure 5.10 were plotted for various pole frequencies. The results agree with the computer simulations with minor amplitude fluctations. Figure 5.11 was poltted at 2.59 KHz pole frequency for various quality factors, 5.19, 7.76, 15.5. An important observation on this figure is the fact that the quality factor increases, while the gain decreases. But again, similar to other cases, pole frequency remained constant. This situation is shown apperantly in Figure 5.11.



Figure 5.9 Experimental Result of BPF with Different f_{p} .



Figure 5.10 Experimental Result of BPF with Different f_p .



Figure 5.11 Experimental Result of BPF with Different Q_p.

E. NOTCH FILTER

With the topology-control bitword 011, a Notch Filter realization can be achieved. Figure 5.12 illustrates the amplitude response for different frequencies for $Q_p = 5.19$, while Figure 5.13 illustrates amplitude response for $f_p = 7.55$ KHz and a variety of quality factors. The above figures agree with the theoretical transfer function. Since the notch frequency, W_n , depends on the both pole frequency and quality factor, whenever pole frequency (or quality factor) changes, notch frequency and also quality factor (or pole frequency) reflect this variation as it is seen in Figure 5.12 and Figure 5.13.



Figure 5.12 Experimental Result of NF with Different f_p .



Figure 5.13 Experimental Result of NF with Different Q_p .

F. ALL PASS FILTER

The topology-control bitword 100 realizes an All Pass Filter. Figure 5.14 illustrates frequency response of the realized all pass filter for different pole frequency while quality factor is held constant. For this particular filter, 360 • phase shift was observed at the pole frequency which agrees with the computer simulation.

G. EFFICIENCY OF THE CLOCK FREQUENCY

In order to observe the affect of the clock frequency, f_c , two different plots have been taken. As mentioned in Chapter III, if the clock frequency changes by some constant α , the pole frequency shifts by an amount which is related to this constant α . The programmable filter can be programmed to almost any frequency (from 1 KHz to 60 KHz) by using this feature. Figure 5.15 shows this property, where the first LPF uses 50.97 KHz while the second is using 103.5 KHz. This means that the clock frequency changed almost 50 KHz, correspondingly pole frequency shifted almost 0.75 KHz. The last three LPF curves in Figure 5.15 had 103.5 KHz, 201 KHz and, 299.5 KHz clock frequency. The difference from each other was almost 100 KHz, correspondingly the pole frequencies differ from each other almost 1.5 KHz which proves the concept stated above.

Finally, the affect of the clock frequency with respect to quality factor, Q_p , will be demonstrated. In order to do so, first pole frequency was set to 1111, 1.81 KHz by using 103.25 KHz clock frequency (curve 1 in Figure 5.16) then pole frequency, f_p , was changed to 4.25 KHz using control bitword 0111 with same clock frequency (curve 2 in Figure 5.16). From this f_p , the clock frequency was decreased until the same f_p was realized as in curve 1. This was plotted as curve 3 in Figure 5.16. By comparing curve 1 and curve 3 one can observe that there is no major changes in terms of quality factor. This can prove experimentally the low sensitivity of the quality factor Q_p , to the clock frequency variations.



Figure 5.14 Experimental Result of AF with Different f_p .



Figure 5.15 Experimental Result Showing the Effect of the f_c .



Figure 5.16 Experimental Result Showing the Effect of the f_c .

VI. CONCLUSION

The design described here has resulted in a universal programmable switched capacitor filter that can be digitally controlled to realize almost any practical filter specifications. This is done through the use of CMOS switches controlled by binary codes to program the filter topology, the filter center frequency, quality factor. The bilinear switched capacitor realization of a continuous resistor was used as a key concept of the research. The design procedure required developing optimum switching arrangments for the minimum redundancy in components and least dependence of the filtering function on switching imperfections such as switches stray capacitances and non-zero and nonlinear switch-on resistance. Further investigation is needed eliminate the effect of the stray capacitance introduced by the switched capacitors. The sensitivity of Q_p is found to be low with respect to clock frequency. The clock frequency could also be used to program the filter by scalling the center frequencies through different ranges. The experimental results showed close agreement between theory and practice. Further, these results indicate that these realizations are insensitive to temprature and power supply variations.

This study can be extended for developing a wide bandwidth programmable switched capacitor filter using the composite operational amplifier thechnique proposed by [Ref. 9]. Such implementetation would lead to a very useful monolithic device at moderate cost.

This research can be also brought into the subject of VLSI design to implement the whole network structure into the single custom chip, which is the final goal of the research.

APPENDIX A TRANSFORMATION PROGRAM

```
$STORAGE:2
                                                         REAL A0,A1,A2,B0,B1,B2,K,F,A,SP,DELTH
REAL AZ0,AZ1,AZ2,BZ0,BZ1,BZ2
                                                          SP = 0.0
                                                          DELTH = 0.0062831853
                                                          N = 2
                                                          \ddot{M} = \ddot{2}
                                                         NP = 501
                                                     BZO = 1.0

WRITE(*,*)'THIS PROGRAM TRANSFORMS SECOND-ORDER S-DOMAIN TRANSFER'

WRITE(*,*)'FUNCTION TO Z-DOMAIN TRANSFER FUNCTION USING BILINEAR'

WRITE(*,*)'MAPPING METHOD.WT/2 << 1 IS ASSUMED.'

WRITE(*,*)'IF YOU ARE DEALING WITH THE SC CIRCUIT, YOU HAVE TO'

WRITE(*,*)'TAKE SAMPLING FREQUENCY AS TWICE AS MUCH ITSELF.'

WRITE(*,*)'ENTER THE SAMPLING FREQUENCY IN HZ.'

READ(*,*)'ENTER THE SAMPLING FREQUENCY IN HZ.'

READ(*,*)'ENTER AO,A1,A2'

READ(*,*)'ENTER AO,A1,A2'

READ(*,*)'ENTER BO,B1,B2'

WRITE(*,*)'ENTER BO,B1,B2'

READ(*,*) BO,B1,B2

K = 2.0*F

A = (B2+(B1*K)+(B0*K**2))
                                                          BZ0 = 1.0
                                                      K = 2.0*F
A = (B2+(B1*K)+(B0*K**2))
AZ0 = (A2+(A1*K)+(A0*K**2))/A
AZ1 = ((2.0*A2)-(2.0*A0*K))/A
AZ2 = (A2-(A1*K)+(A0*K**2))/A
BZ1 = ((2.0*B2)-(2.0*(B0*K**2)))/A
BZ2 = (B2-(B1*K)+(B0*K**2))/A
OPEN(8,FILE='BILINEAR.DAT',STATUS='NEW')
WRITE(8,101) N,M,NP,SP,DELTH
WRITE(8,102) AZ1
                                                        WRITE(8,101) AZO
WRITE(8,102) AZO
WRITE(8,102) AZI
WRITE(8,102) AZ2
WRITE(8,102) BZO
WRITE(8,102) BZ1
WRITE(8,102) BZ1
WRITE(8,102) BZ2
CLOSE(8)
                                                     WRITE(*,*)'H(Z) = ((AZO*Z**2)+(AZ1*Z)+AZ2)/((Z**2)+(BZ1*Z)+BZ2)'
WRITE(*,101) N,M,NP,SP,DELTH
WRITE(*,103) AZO
WRITE(*,104) AZ1
WRITE(*,105) AZ2
WRITE(*,106) BZO
WRITE(*,106) BZ0
WRITE(*,108) BZ2
FORMAT(2I3,2X,I4,2(4X,F13.10))
FORMAT(3X,F13.10)
FORMAT(3X,'AZO = ',F13.10)
FORMAT(3X,'AZO = ',F13.10)
FORMAT(3X,'BZO = ',F13.10)
FORMAT(3X,'BZO
SPAGE
101
102
103
 104
105
 106
 107
108
                                                           STOP
                                                           END
```

APPENDIX B SIMULATION PROGRAM

THIS PROGRAM CALCULATES THE FREQUENCY RESPONSE OF A CONTINUOUSSYSTEM. THE INPUT IS A RATIO OF TWO POLYNOMIALS OF THE FORM ... (B(0)*S**M + B(1)*S**(M-1) + ... + B(M-1)*S + B(M)) /(A(0)*S**N + A(1)*S**(N-1) + ... + A(N-1)*S + A(N))WHERE THE NUMERATOR COEFFICIENTS B(0), B(1),...,B(M) AND THE ... THE DENOMINATOR COEFFICIENTS A(0), A(1),...,A(N) ARE REAL NUMBERS AND THE DEGREE OF THE NUMERATOR POLYNOMIAL, M, AND THE DEGREE OF THE DENOMINATOR POLYNOMIAL, N, ARE POSITIVE INTEGERS. THE A'S,B'S,M, AND N ARE READ IN AS DATA, AS IS OMEGAO (THE STARTING VALUE OF OMEGA IN RADIANS ... OMEGA IS DEFINED BY S = J*OMEGA DLOMGA (THE INCREMENT OF OMEGA), AND NUMPTS (THE NUMBER OF POINTS) IT IS ASSUMED THAT ALL SYSTEM POLES HAVE NEGATIVE REAL PARTS. INTEGER M,N,NUMPTS COMPLEX S,DEN,NUM,H,CI REAL_MH(1000),PH(1000),OMEGAV(1000),A(128),B(128),IMS,RES,DLOMGA C CALL TEK618 CALL SHERPA('IKISEKI ','A',3) CALL BLOWUP(0.75) CALL PAGE(9.0,5.5) CALL HWROT('AUTO') CALL NOBRDR С CALL HEIGHT(0.15) CALL MX1ALF('STANDARD','&') CALL MX2ALF('L/CSTD','#') CALL MX3ALF('GREEK','%') CALL MX4ALF('L/CGREEK','@') NP = 0NPROP = 1 READ(4,1000) M,N,DLOMGA,OMEGAO,NUMPTS NP = NP+1 1 NP = NP+1 WRITE(8,1008) WRITE(8,1110) M WRITE(8,1111) N WRITE(8,1112) NUMPTS WRITE(8,1113) OMEGAO WRITE(8,1114) DLOMGA IT IS ASSUMED THAT DLOMGA IS READ IN IN RADIANS/SEC PI=3.141592654 MP1=M+1 C NP1=N+1 NP1=N+1 READ(4,1001) READ(4,1001) WRITE(8,1004) WRITE(8,1005) WRITE(8,1006) WRITE(8,1005) CI = (1.,0.) (B(I),I=1,MP1) (A(I),I=1,NP1) (B(I),I=1,MP1) (A(I), I=1, NP1) CCCC BEGIN MAIN LOOP DO 100 L=1,NUMPTS NUM = CI*B(1)

```
DEN = CI*A(1)
                  UPDATE VALUE OF OMEGA
C
                                OMEGA = OMEGAO + (L-1)*DLOMGA
OMEGAV(L) = OMEGA/(2.*PI)
RES = 0.0
                                 IMS = OMEGA
                                S = CMPLX(RES, IMS)
                            IF(M.E0.0) GO TO 60
DO 50 J = 1,M
NUM = S*NUM + CI*B(J+1)
           50
          60
                             CONTINUE
                                IF(N.EQ.0) GO TO 80
DO 70 J = 1,N
                             DEN = S*DEN + CI*A(J+1)
          70
          80
                             CONTINUE
                                H = NUM/DEN
                           MH(L) = CABS(H)
IF(ABS(REAL(H)).GE.1.E-15) GO TO 90
IF(ABS(IMAG(H)).LE.1.E-15) PH(L) = 0.0
IF(IMAG(H).GT.1.E-15) PH(L) = PI/2.
IF(IMAG(H).LT.-1.E-15) PH(L) = -PI/2.
GO IO 95
PH(L) = ATAN2(IMAG(H),REAL(H))
PH(L) = PH(L)*180./PI
ITINUE
                                MH(L) = CABS(H)
          90
          95
       100 CONTINUÉ
                     WRITE(8,1009)
WRITE(8,1002)
WRITE(8,1007)
                     DO 150 L=1,NUMPTS
  DO 150 L=1,NUMPTS

150 WRITE(8,1003)OMEGAV(L),MH(L),PH(L)

1000 FORMAT(2(I3,7X),2(E10.4),I3)

1001 FORMAT(8(E10.4))

1002 FORMAT(//,8X,'OMEGA',7X,'MAGNITUDE(M)',6X,'PHASE(P)')

1007 FORMAT(8X,'RAD/S ',23X,'DEGREES',/)

1003 FORMAT(3(2X,E14.6))

1004 FORMAT(3(2X,E14.6))

1004 FORMAT(2X,'THE NUMERATOR COEFFICIENTS B(0),B(1),...,B(M) ARE',/)

1005 FORMAT(10(1X,E11.4),//)

1006 FORMAT(//,2X,'THE DENOMINATOR COEFFICIENTS A(0),A(1),...A(N) ARE',

*/)
  //)
1008 FORMAT(20X,' INPUT DATA ',///)
1009 FORMAT(////,20X,' OUTPUT DATA ',///)
1010 FORMAT(2(2X,E11.4,/))
1110 FORMAT(2X,'DEGREE OF NUMERATOR = ',I3)
1111 FORMAT(2X,'DEGREE OF DENOMINATOR = ',I3)
1112 FORMAT(2X,'NUMBER OF FREQUENCY POINTS = ',I4)
1113 FORMAT(2X,'STARTING VALUE OF OMEGA = ',E12.6)
1114 FORMAT(2X,'INCREMENT OF OMEGA = ',E12.6,/)
C
č
            Ċ
                  CALL COMPRS
                     XMIN = OMEGAO
С
                  XMAX = OMEGAV(NUMPTS)
                     XMAX = 5000.
XINC = XMAX/20.
MAGMAX = -0.05
                     MAGMIN = 0.0
                     PHMAX = -1.E15
                     PHMIN = 1.E15
      \begin{array}{l} \text{PHMIN} = 1.213\\ \text{DO} 180 \text{ I} = 1, \text{ NUMPTS}\\ \text{IF(MH(I).GT.MAGMAX) MAGMAX = MH(I)}\\ \text{IF(PH(I).GT.PHMAX) PHMAX = PH(I)}\\ \text{IF(MH(I).LT.MAGMIN) MAGMIN = MH(I)}\\ 180 \text{ IF(PH(I).LT.PHMIN) PHMIN = PH(I)}\\ \text{GO} \text{ TO(210,220,220,220), NP}\\ \text{CO} \text{ TO(210,220,220,220,220) NP} \end{array}
C
                     GO TÒ(210,220,220,220,220,220),NP
       210 CONTINÙE
                     CALL AREA2D(6.0,3.5)
CALL XNAME('FREQUENCY H#Z&$',100)
CALL YNAME('MAGNITUDE $',100)
```

\$',100,1.2,4)
\$',100,1.2,4)
R1 = 21.77K C2 = 431#P&F R3 = 1.17M\$',100,1.2,4)
FREQUENCY RESPONSE MAGNITUDE\$',100,1.2,4) CALL HEADIN(' CALL HEADIN(' CALL HEADIN(' CALL HEADIN(' CALL HEADIN(' RI = 21.77K 'C2 = 431#P&F R3 = 1.17Ms'100,1.2,4) CALL CROSS CALL CROSS CALL GRAF(XMIN,'SCALE',XMAX,0.,'SCALE',MAGMAX) CALL GRAF(XMIN,'SCALE',XMAX,0.,0.5,2.5) X1=MAGMAX/14. CALL HEIGHT(0.15) CALL HEIGHT(0.15) CALL HEIGHT(0.15) CALL HEIGHT(0.15) CALL RLMESS('-@P&A'',100,-3.2,7,-X1) CALL RLMESS('-@P&A'',100,-2.60,-X1) CALL RLMESS('-@P&A'',100,-0.37,-X1) CALL RLMESS('0\$,100,-0.037,-X1) CALL RLMESS('0\$,100,-0.037,-X1) CALL RLMESS('0\$,100,-0.037,-X1) CALL RLMESS('0\$,20,45',100,-1.47,-X1) CALL RLMESS('0\$,100,-0.037,-X1) CALL RLMESS('0\$,100,-0.037,-X1) CALL RLMESS('0\$,0,3.5) CALL RLMESS('0\$,0,3.5) CALL CUVE(OMEGAV,MH,NUMPTS,0) CALL MARKER(15) CALL MARKER(15) CALL MARKER(15) CALL HEADIN(' \$',100,1.2,4) CALL HEADIN(' \$',100,1.2,4) CALL HEADIN(' S',100,1.2,4) CALL HEADIN(' S',100,1.2,4) CALL HEADIN(' CIC AP (Q = 1.66) \$',100,1.2,4) CALL HEADIN(' FREQUENCY H#Z&S',100) CALL HEADIN(' FREQUENCY RESPONSE PHASE \$',100,1.2,4) CALL HEADIN(' CIC AP (Q = 1.66) \$',100,1.2,4) CALL HEADIN(' FREQUENCY RESPONSE PHASE \$',100,1.2,4) CALL GRAF(XMIN,XINC,XMAX,PHMIN,'SCALE',PHMAX) CALL GRAF(XMIN,XINC,XMAX,PHMIN,'SCALE',PHMAX) CALL GRAF(XMIN,YINC,XMAX,PHMIN,'SCALE',PHMAX) CALL GRAF(XMIN,YINC,XMAX,PHMIN,'SCALE',PHMAX) CALL RLMESS('0\$,100,-3.2,0.0) CALL RLMESS('0\$,100,-1.4,7.-22) CALL RLMESS('0\$,100,-1.4,7.-22) CALL RLMESS('0\$,100,-2.03,-2,0.0] CALL RLMESS('0\$,100,-1.4,7.-22) CALL RLMESS('0\$,100,-1.4,7.-22) CALL RLMESS('0\$,100,-1.4,7.-22) CALL RLMESS('0\$,100,-1.4,7.-22) CALL RLMESS('1.00\$,2.2,2.-2,2.0] CALL RLMESS('1.00\$,2.2,2.-22) CALL RLMESS('1.00\$, CALL CROSS CALL ENDPL(0) IF(NP.LT.NPROP) GOTO 1 CALL LINES('1.81KH#Z&\$',IPAK,1) CALL LINES('1.93KH#Z&\$',IPAK,2) CALL LINES('2.87KH#Z&\$',IPAK,3) CALL LINES('3.17KH#Z&\$',IPAK,4) XW = XLEGND(IPAK,4) YW = YLEGND(IPAK,4) YL = 6.2-.5-XW-.1 YL = 2.3-.5-YW-.1 CALL BLNK1(XL-.1 6.2-.5 YL-.1 2) BLNK1(XL-.1,6.2-.5,YL-.1,2.3-.5,2) CALL CALL CALL DOT CALL GRID(1,1) CALL RESET('DOT') CALL RESET('BLNK1') LEGEND(IPAK,4,XL,YL) CALL CALL ENDPL(0) CALL DONEPL

С

С

C C

* INSTRUCTIONS FOR USE OF PROGRAM * THE USER'S INPUT DATA IS TO BE LOCATED IN A FILE WHOSE FILENAME FILE-TYPE AND FILEMODE ARE FILE FT04F001 A1 , THE OUTPUT DATA WILL BE STORED IN THE FILE FILE FT08F001 A1. TO COMPILE, LOAD AND EXECUTE THE PROGRAM ONCE THE INPUT DATA FILE \$ Ś HAS BEEN CREATED, TYPE <FROM FLIST> RUN \$ THIS INVOKES THE FORTRAN VS COMPILER, LOADS AND EXECUTES THE Ś PROGRAM. Ś THE INPUT DATA REQUIRED ARE (NOTE:REAL NUMBERS WITH DECIMAL POINTS... MUST BE IN THE FORMAT X.Y, EVEN IF X,OR Y, OR BOTH ARE ZERO): NAME RANGE(IF ARRAY) TYPE RESTRICTIONS(IF ANY) INTEGER Μ 0 <= M <= 128 <= N <= 128 INTEGER Ν OMEGAO REAL DLOMGA REAL NUMPTS REAL 1 <= NUMPTS <= 1000 B(L)
 A(L)REAL 0,1, ...,M 0,1, ...,N 0 <= M <= 128 0 <= N <= 128 REAL WHERE M = DEGREE OF NUMERATOR POLYNOMIAL N = DEGREE OF DENOMINATOR POLYNOMIAL OMEGAO = STARTING VALUE OF OMEGA (AS IN S = J*OMEGA)) IN RAD/S DLOMGA = INCREMENT OF OMEGA IN RADIANS B(L) = COEFFICIENTS IN NUMERATOR POLYNOMIAL (IN ORDER B(0), B(1),..., B(N)) A(L) = COEFFICIENTS IN DENOMINATOR POLYNOMIAL (IN ORDER A(0), A(1),..., A(M)) THE FOLLOWING INPUT DATA SET PROVIDES THE FREQUENCY RESPONSE FOR THE SYSTEM CHARACTERIZED BY $H(S) = \frac{10S}{(S+1)(S+5)} / OMEGA$ FOR OMEGA = 0 TO OMEGA = 4.0 IN STEPS OF OMEGA = 0.20.0 021 001 002 0.2 0.0 10. 0.0 6.0 1.0 INPUT DATA DEGREE OF NUMERATOR = 1 DEGREE OF DENOMINATOR = 2 NUMBER OF FREQUENCY POINTS = 21 STARTING VALUE OF OMEGA = 0.000000E+00 0.200000E+00 INCREMENT OF OMEGA = THE NUMERATOR COEFFICIENTS B(0), B(1), ..., B(M) ARE 0.1000E+02 0.0000E+00

THE DENOMINATOR	COEFFICIENTS A(C),A(1),A(N) AR	E
0.1000E+01 0.60	000E+01 0.5000E+	-01	
	OUTPUT DATA		
OMEGA RAD/S	MAGNITUDE(M)	PHASE(P) DEGREES	
0.000000E+00 0.20000E+00 0.40000E+00 0.600000E+00 0.100000E+01 0.120000E+01 0.120000E+01 0.160000E+01 0.200000E+01 0.220000E+01 0.220000E+01 0.220000E+01 0.280000E+01 0.300000E+01 0.360000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01 0.380000E+01	0.000000E+00 0.391919E+00 0.740416E+00 0.102166E+01 0.123370E+01 0.123370E+01 0.149402E+01 0.156719E+01 0.166491E+01 0.166691E+01 0.166635E+01 0.166435E+01 0.165616E+01 0.162698E+01 0.162698E+01 0.16386E+01 0.156386E+01 0.1553990E+01 0.151511E+01	$\begin{array}{c} 0.000000 \pm +00\\ 0.763994 \pm +02\\ 0.636246 \pm +02\\ 0.521935 \pm +02\\ 0.422499 \pm +02\\ 0.336901 \pm +02\\ 0.263098 \pm +02\\ 0.198954 \pm +02\\ 0.198954 \pm +02\\ 0.142607 \pm +02\\ 0.925574 \pm +01\\ 0.476366 \pm +01\\ 0.694467 \pm +00\\ -0.302113 \pm +01\\ -0.694467 \pm +00\\ -0.302113 \pm +01\\ -0.643690 \pm +01\\ -0.959499 \pm +01\\ -0.125288 \pm +02\\ -0.152652 \pm +02\\ -0.178262 \pm +02\\ -0.224913 \pm +02\\ -0.224913 \pm +02\\ -0.246236 \pm +02\\ \end{array}$	

LIST OF REFERENCES

- 1. Caves, J.T., Copeland, M.A., Rahim, C.F., and Rosenbaum, S.D., "Sampled Analog Filtering Using SC as Resistor Equivalents," *IEEE J. of Solid State Circuits*, Vol SC-12, pp. 592-599, December 1977.
- 2. Tsividis, Y.P., "Analytical and Experimental Evaluation of a SC Filter and Remarks on the Resistor Switched-Capacitor," *IEEE Trans on Circuits and* Systems, Vol CAS-26, pp. 141-144, February 1979.
- 3. Temes, G.C., Orchard, H.J., and Johanbegloo, M., "Switched-Capacitor Filter Design using the Bilinear z-Transform," *IEEE Transactions on Circuits and Systems*, Vol CAS-25, pp. 1039-1044, 12 December 1986.
- 4. William, D.Stanley, *Digital Signal Processing*, Reston Publishing Co., Inc., 1975.
- 5. Ghausi, M.S., and Laker, K.R., Modern Filter Design, Prentice-Hall, Inc., 1981.
- 6. Sherif, Michael and Panagiotis, Andresakis, Digitally Controlled Programmable Active Filters, 19th Annual Asilomar Conference on Circuits, Systems and Computers, Monterey, California, November 1985.
- 7. Bhattacharyya, B.B., Mikhael, W.B., and Antoniov, A., "Design of RC-Active Networks by Using Generalized-Immittance Converters," *Proceedings of the 1974 International Symposium on Circuit Theory*, pp. 290-392, April 1973.
- 8. Mitra, S.K., Analysis and Synthesis of Linear Active Networks, Wiley, New York, 1959.
- 9. Michael-Nessim, Sherif, Composite Op. Amp. and Their Applications in Active Networks, PhD Dissertation, West Virginia University, West Virginia, August 1983.

INITIAL DISTRIBUTION LIST

		No. Copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22304-6145	2
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93943-5002	2
3.	Turkish Navy General Staff Bakanliklar, Ankara Turkey	4
4.	Professor Sherif Michael, Code 62Mi Naval Postgraduate School Monterey, California 93943	4
5.	Professor Roberto Cristi, Code 62Cx Naval Postgraduate School Monterey, California 93943	2
6.	Department Chairman, Code 62 Naval Postgraduate School Monterey, California 93943	2
7.	LTJG. C. Yalkin, Turkish Navy Enis Akaygen Sok. No:14/3 Besiktas Istanbul, Turkey	6





.

DUDLEY KNOK LIBPARY NAVAL POSTORADUATE SCHOOL MONTEREY, CALIFORNIA 93943-5002



