

FEASIBILITY STUDY OF $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ CHARGE
COUPLED DEVICES FOR INFRARED IMAGING
APPLICATIONS

Alan Jeffrey Doshier

Library
Naval Postgraduate School
Monterey, California 93940

NAVAL POSTGRADUATE SCHOOL

Monterey, California



THESIS

Feasibility Study of $Pb_{1-x}Sn_xTe$ Charge Coupled
Devices for Infrared Imaging Applications

by

Alan Jeffrey Doshier

Advisor:

T. F. Tao

March 1973

Approved for public release; distribution unlimited.

Feasibility Study of $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ Charge Coupled Devices
for
Infrared Imaging Applications

by

Alan Jeffrey Doshier
Ensign, United States Navy
B.S.E.E., Southern Methodist University, 1971

Submitted in partial fulfillment of the
requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the
NAVAL POSTGRADUATE SCHOOL
March 1973

Thoms
JG-25
c.

ABSTRACT

The purpose of this thesis is to examine the feasibility of narrow-gap semiconductor charged coupled devices for infrared imaging applications. The semiconductors considered are PbTe for a three to five micron imager and $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ for an eight to 12 micron imager, both operated at a temperature of 85°K. Theoretical calculations of signal current and storage time are made based on the metal-insulator-semiconductor theory developed for silicon M-I-S devices. For a 0.1°K temperature resolution of a 300°K scene, signal currents are $4.8 \times 10^{-6} \text{ A/cm}^2$ for PbTe and $3.2 \times 10^{-2} \text{ A/cm}^2$ for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ at a clocking frequency of 1 MHz. Storage times of 5.7×10^{-5} seconds for PbTe and 1.27×10^{-6} seconds for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ are calculated using a minority lifetime of 10^{-7} seconds. Therefore, clocking frequencies higher than 1 MHz are recommended. Experimental studies of $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ M-I-S were made which demonstrated that accumulation, depletion, and inversion layers can be controlled by gate voltage, following the general behavior of silicon M-I-S devices. A PbTe CCD infrared imager seems feasible. Feasibility of $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ CCD's will require significant improvements in material and fabrication technology to increase storage time and reduce dark current.

TABLE OF CONTENTS

I.	INTRODUCTION	7
A.	THE CHARGE COUPLED DEVICE PRINCIPLE	7
B.	PARAMETERS AFFECTING CCD OPERATION	7
C.	THE INFRARED CCD	10
II.	METAL-INSULATOR-SEMICONDUCTOR THEORY	11
A.	THE IDEAL M-I-S STRUCTURE	11
B.	THE NON-IDEAL M-I-S STRUCTURE	20
1.	Interface States	20
2.	Metal Work Function	22
3.	Charges in the Insulator	22
III.	ANALYSIS OF THE IDEAL M-I-S STRUCTURE	24
A.	CAPACITANCE - VOLTAGE VARIATIONS WITH MATERIAL PARAMETERS	24
1.	Semiconductor Doping	25
2.	Insulator Thickness	25
3.	Temperature	25
4.	The "Best Case" Values	34
B.	CHARGE STORAGE AND SIGNAL CURRENT	34
C.	STORAGE TIME	40
IV.	EXPERIMENTAL METHODS	45
A.	HIGH FREQUENCY CAPACITANCE-VOLTAGE CURVES	45
B.	CAPACITANCE-TIME CURVES	46

V.	METAL-INSULATOR-SEMICONDUCTOR FABRICATION	49
A.	SEMICONDUCTORS	49
B.	INSULATOR	50
C.	METAL	51
VI.	EXPERIMENTAL RESULTS	52
VII.	CONCLUSIONS	64
	COMPUTER OUTPUT	67
	COMPUTER PROGRAM	75
	BIBLIOGRAPHY	82
	INITIAL DISTRIBUTION LIST	84
	FORM DD 1473	85

LIST OF ILLUSTRATIONS

1.	A 3-PHASE CCD	8
2.	THE M-I-S STRUCTURE	11
3.	IDEAL M-I-S BAND DIAGRAM AT ZERO BIAS	12
4.	BAND DIAGRAMS AT (a) ACCUMULATION (b) DEPLETION (c) INVERSION	13
5.	IDEAL M-I-S CAPACITANCE-VOLTAGE CURVES (a) LOW FREQUENCY (b) HIGH FREQUENCY (c) DEEP DEPLETION	15
6.	VARIATION IN C-V CURVE DUE TO INTERFACE STATES	20
7.	HYSTERISIS EFFECT	22
8.	$\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ IDEAL C-V CURVES	26
9.	$\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ IDEAL C-V CURVES	27
10.	$\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ IDEAL C-V CURVES	28
11.	$\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ IDEAL C-V CURVES	29
12.	$\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ IDEAL C-V CURVES	30
13.	$\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ IDEAL C-V CURVES	31
14.	$\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ IDEAL C-V CURVES	32
15.	PbTe IDEAL C-V CURVES	33
16.	ESTIMATION OF Q_{storage}	35
17.	C-V TEST CIRCUIT	47
18.	Ct TEST CIRCUIT	48
19.	SEMICONDUCTOR SAMPLES	49
20.	M-I-S SAMPLES	51
21.	EXPERIMENTAL SILICON M-I-S C-V CURVE	53

22.	EXPERIMENTAL SILICON M-I-S Ct CURVE	54
23.	EXPERIMENTAL $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ M-I-S C-V CURVE	59
24.	EXPERIMENTAL $\text{Pb}_{.80}\text{Sn}_{.20}\text{Te}$ M-I-S C-V CURVE	60
25.	EXPERIMENTAL PbTe M-I-S C-V CURVE	61
26.	EXPERIMENTAL $\text{Pb}_{.80}\text{Sn}_{.20}\text{Te}$ M-I-S C-V CURVE	62
27.	EXPERIMENTAL PbTe M-I-S C-V CURVE	63


I. INTRODUCTION

A. THE CHARGE COUPLED DEVICE PRINCIPLE


The basic CCD concept consists of storing electrons (or holes) in potential wells created at the surface of a semiconductor and moving these charges as a unit across the surface by varying the depth of the potential well. This is accomplished by first applying a voltage to metal electrodes on an insulated surface of the semiconductor (a metal-insulator-semiconductor or M-I-S structure) to deplete the semiconductor surface of majority carriers. Then charges, representing a signal, can be introduced either electrically or optically into the depletion region under one of the electrodes. If a second electrode is sufficiently close, the charges may be transferred by applying a larger voltage to the second electrode, thus creating a deeper potential well. A simple three-level pulse sequence applied to the electrodes can be used to move a train of charge packets along the device in either direction [17].

B. PARAMETERS AFFECTING CCD OPERATION

For the CCD concept to be realized, several factors of the materials involved must be considered. The depletion region formed in the semiconductor must be deep enough to be able to store a useful amount of signal charge. This is related to the deep-depletion capacitance and inversion capacitance of the semiconductor, which in turn are determined



3-PHASE CHARGE COUPLED DEVICE
TRANSFER



A 3-phase CCD

Figure 1

by the doping concentration, the dielectric constants of both the insulator and semiconductor, insulator thickness, and the temperature of operation.

After a charge is introduced into the depletion region under an electrode, the charge must remain there a sufficient time for the transfer to be accomplished. The length of time required for a transfer is the period of the clocking signal. The dark currents of the M-I-S structure determines the charge storage time in the depletion region. Thus the storage time must be long enough to allow the use of a reasonable clocking frequency.

Another key feature that determines the usefulness of a charge transfer device is whether the complete signal charge packet is transferred

along the device. Interface states at the semiconductor-insulator interface is the prime factor governing the amount of charge transferred. As each charge packet passes along the device, it fills the interface states almost instantaneously and then when it moves on, the states empty much more slowly. Some of the charges emitted from the interface states return to the correct packet but others empty into succeeding packets. This gives rise to a blurring effect in the signal, thus reducing its quality. The primary effect of interface states can be overcome by passing a background charge along the device. This is the so called "fat zero" operation. The background charges should completely fill the exposed interface states so that additional signal charge will not appreciably change the situation. However, this background charge takes up a portion of the storage capabilities of the device, reducing the amount of signal that can be transferred.

Factors relating to the use of a CCD in a production-type system can also be considered. The doping concentration of the semiconductor must be one that is realistically attainable. The thickness of the insulating material must be large enough to permit ease of manufacture with a relatively high yield. The amplitudes of the pulse sequence for transferring the signal must be low enough to prevent device breakdown, yet be effective in manipulating the depth of the depletion region. The temperature of operation should be in the range that does not require unduly expensive and heavy cryogenic equipment.

C. THE INFRARED CCD

CCD structures have been extensively studied using silicon. These devices have many applications, including digital and analog memory and visible imaging. However, little work has been done to extend the CCD principle to infrared imaging. For use at infrared, the semiconductor in the CCD must be sensitive to infrared energy. That is, the band gap of the semiconductor must be narrow enough for the lower energy infrared photons to excite electrons from the valence band to the conduction band. The energy of a photon is related to its wavelength by

$$E(\text{eV}) = \frac{1.24}{\lambda} \quad (1)$$


where λ is the wavelength in microns. Two very useful infrared radiation spectra are in the three to five micron and eight to 14 micron ranges. These are two of the so-called atmospheric "windows" where the radiation is not severely attenuated by the earth's atmosphere. Thus the energy gap of an infrared-sensitive semiconductor must be less than 0.24eV for three to five micron use and less than 0.09eV for eight to 14 micron use. The compound PbTe has an energy gap of .219eV at 85°K making it suitable for three to five micron infrared applications, while the alloy $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ has an energy gap of .102eV at 85°K, making it useful in the eight to 12 micron range.

II. METAL-INSULATOR-SEMICONDUCTOR THEORY

The building block for a CCD is the metal gate on the insulated surface of a semiconductor. This is an M-I-S structure. Therefore, it is appropriate to study the characteristics of a single M-I-S device to determine its feasibility for use in an infrared CCD.

A. THE IDEAL M-I-S STRUCTURE

The M-I-S structure is formed by depositing an insulator on the surface of a semiconductor, then a metal pad or gate is deposited on to the insulator.



The M-I-S Structure


Figure 2

An ideal M-I-S structure, whose energy-band diagram at zero applied voltage is shown in Fig. 3, is defined as follows. First, there is no energy difference between the metal work function and the semiconductor work function, or

$$\Phi_{ms} = \Phi_m - (\chi + E_g/2q - \psi_B) = 0 \text{ for n-type} \quad (2)$$

$$\Phi_{ms} = \Phi_m - (\chi + E_g/2q + \psi_B) = 0 \text{ for p-type} \quad (3)$$

where ϕ_m is the metal work function, χ is the semiconductor electron affinity, E_c is the energy of the lower edge of the conduction band, E_v is the energy of the upper edge of the valence band, E_g is the band gap, q is the charge of an electron, and ψ_B is the potential difference between the Fermi level E_F and the intrinsic Fermi level E_i . In other




An Ideal M-I-S Band Diagram at Zero Bias

Figure 3

words, the bands are flat when there is no applied voltage. Secondly, the only charges that can exist in the structure under any biasing conditions are those in the semiconductor and those with equal but opposite sign on the metal surface adjacent to the insulator. Finally, there is no carrier transport through the insulator under dc biasing conditions, or the resistivity of the insulator is infinite [20].

When an ideal M-I-S device is biased with positive or negative voltages, there are basically three cases which may exist at the



Band Diagrams at (a) accumulation (b) depletion (c) inversion

Figure 4

semiconductor surface. These cases are illustrated in Fig. 4. First consider the p-type semiconductor. When a negative voltage is applied to the metal gate, the top of the valence band bends upward and is closer to the Fermi level. For an ideal M-I-S device there is no current flow in the structure, so the Fermi level remains constant in the semiconductor. Since the carrier density depends exponentially on the energy difference $(E_F - E_V)$, this band bending causes an accumulation of majority carriers (holes) near the semiconductor surface. This is the "accumulation" case. When a small positive voltage is applied, the bands bend downward, and the majority carriers are depleted. This is the "depletion" case. When a larger positive voltage is applied, the bands bend even more downward such that the intrinsic level E_i at the surface crosses over the Fermi level E_F . Beyond this point the number of electrons (minority carriers) at the surface is larger than the number of holes, the surface is thus inverted and this is the case of "inversion." Similar results can be obtained for the n-type semiconductor, however, the polarity of the voltages should be reversed [15].

This voltage dependence of the M-I-S device can be characterized by the capacitance vs. bias voltage relationships in the structure. For charge neutrality in the system to be maintained, the charge per unit area on the metal Q_M must equal the total charges per unit area in the semiconductor Q_S for all bias voltages. The applied voltage will appear partly across the insulator and partly across the semiconductor. Then the potential across the insulator is given by

$$V_i = \frac{Q_M^d}{\epsilon_i} = \frac{Q_M}{C_i} \quad (4)$$

where C_i is the capacitance per unit area due to the insulator. The capacitance due to the semiconductor C_s is voltage dependent, determined by the charge distribution in the semiconductor. Thus the M-I-S device can be modeled as two capacitances in series, one constant and one voltage dependent.

A qualitative description of the ideal M-I-S capacitance-voltage curve is now possible. Again consider a p-type semiconductor. In the accumulation region (negative voltage), there is an accumulation of holes at the semiconductor-insulator interface and therefore a large capacitance. Thus the total capacitance is approximately equal to the insulator capacitance. Reduction of the negative bias leads to a reduced hole density




Figure 5. Ideal M-I-S Capacitance-voltage Curves
 (a) low frequency
 (b) high frequency
 (c) deep depletion

and finally to the formation of a depletion layer. The depleted surface region contains practically no carriers and acts as a dielectric in series with the insulator. Thus the total capacity drops. The curve then goes thru a minimum and increases again as an inversion layer of electrons (minority carriers) forms at the surface. This increase is dependent upon the ability of the electron concentration to follow the applied signal. If the signal frequency is high, the electrons cannot follow the variations and the electrons will not appear at the surface, thus the capacitance remains low. In the positive voltage region under non-equilibrium conditions the capacitance continues to decrease [20]. This case of deep depletion will be discussed in greater detail below.

To obtain a more quantitative view of the ideal M-I-S C-V curve, the equations describing the capacitance must be developed. A differential capacitance associated with the semiconductor space charge region is defined by

$$C_s \equiv \frac{\partial Q_s}{\partial V_s} \quad (5)$$

The total charge per unit area in the semiconductor is given by

$$Q_s = \int_0^{\infty} \rho(x) dx \quad (6)$$

where

$$\rho = q(p - n + N_D - N_A) \quad (7)$$

and the point $x = 0$ corresponds to the insulator-semiconductor interface.

The quantity $(N_D - N_A)$ is the doping level within the semiconductor.

The free carrier concentrations are given by

$$p = n_i \text{EXP} (U_F - U) \quad (8)$$

$$n = n_i \text{EXP} (U - U_F) \quad (9)$$

where $U = \frac{q \phi}{kT}$ is the normalized electrostatic potential measured from the intrinsic Fermi level. $N_D - N_A$ may be calculated to yield

$$N_D - N_A = 2 n_i \text{SINH} |U_F| \quad (10)$$

The charge in the depletion layer and in the inversion layer as a function of surface potential requires the integration of the one-dimensional Poisson equation giving

$$Q_s = -2 \left[\frac{U_s}{|U_s|} q n_i L_D \left\{ 2 \left[\text{COSH}(U_s - U_F) - \text{COSH} U_F + U_s \text{SINH} U_F \right] \right\}^{1/2} \right] \quad (11)$$

where

$$L_D = \left[\frac{kT \epsilon_s}{2q^2 n_i} \right]^{1/2} \quad (12)$$

is the intrinsic Debye length and the factor $\frac{U_s}{|U_s|}$ insures a physically meaningful sign. Now the part of Q_s which is due to the electrons within the inversion region can be calculated by a second integration of Poisson's equation giving

$$Q_n = - \left[\frac{U_s}{|U_s|} q n_i L_D \int_{U_F}^{U_s} \frac{\text{EXP}(U-U_F) du}{\left\{ 2 \left[\text{COSH}(U-U_F) - \text{COSH} U_F + U \text{SINH} U_F \right] \right\}^{1/2}} \right] \quad (13)$$

Now Q_s can be written in terms of Q_n and an effective depletion width X_d as

$$Q_s = Q_n + q(N_D - N_A) X_d \quad (14)$$

Returning to the definition of the semiconductor space-charge capacitance, the total system capacitance can now be obtained, but three cases must be considered.

At low enough measurement frequencies the minority carriers as well as the majority carriers will be able to reach equilibrium and follow the variation of the measurement signal. In this case the semiconductor capacitance can be calculated on the basis of equilibrium theory by differentiating equation (11) with respect to the surface potential yielding

$$C_s = \epsilon_s \frac{q(p - n + N_D - N_A)}{Q_s} \quad (15)$$

When the signal frequency is higher than the minority carrier generation rate, only the majority carriers will be able to follow the variations of the measurement signal and therefore the equilibrium theory cannot be applied. Instead, the space charge capacitance is obtained by differentiating equation (14), keeping the charge of the electrons in the inversion region constant or $\frac{\partial Q_n}{\partial \phi_s} = 0$. This yields

$$C_s = \frac{\epsilon_s}{X_d} \quad (16)$$

Note, however, that this is valid only in depletion and inversion regions. In the accumulation region, the same equation as developed for the low frequency case is applied.

Recall that the total capacitance of the M-I-S device is modelled as the series combination of the insulator capacitance and the semiconductor capacitance as

$$C = \frac{C_i C_s}{C_i + C_s} \quad (17)$$

This equation is usually normalized to the insulator capacitance to yield

$$\frac{C}{C_i} = \frac{1}{C_i/C_s + 1} \quad (18)$$

If the capacitance is measured under such conditions that minority carriers cannot accumulate near the surface in the inversion case, the capacitance-voltage relationship will be much like that of a reverse biased p-n junction. This situation is encountered if the dc bias is switched rapidly from accumulation to inversion and the capacitance is measured before minority carriers can accumulate near the surface. Thus, this analysis corresponds to the transient case. The capacitance will again be given by equation (16), but since $Q_n = 0$, the depletion width relationship is derived from

$$Q_s = q(N_D - N_A) X_d \quad (19)$$

Integrating Poisson's equation twice and substituting into equation (18), the normalized capacitance is given by

$$\frac{C}{C_i} = \frac{1}{\left[1 + \frac{2K_i^2 \epsilon_o}{q(N_D - N_A) K_s X_o^2} V_A \right]^{1/2}} \quad (20)$$


In this case, the overall capacitance keeps decreasing with increasing bias due to the unlimited increase in the depletion width which takes place if minority carriers cannot accumulate near the surface [5].

B. THE NON-IDEAL M-I-S STRUCTURE

The fabrication of M-I-S devices and the physical parameters of the materials involved introduce factors that cause deviations from the ideal behavior. To compare experimental and ideal results requires a knowledge of these factors and their influences. The most common of these are discussed below.

1. Interface States

An interface state is defined as an allowed energy level within the forbidden gap at the surface. There are two types of interface states, namely donor states and acceptor states. A donor state can have



Variation in C-V Curve due to Interface States

Figure 6


two states of charge. It can be neutral, or it can become positive by giving up an electron. Its state of charge is controlled by the Fermi level. It is always in its more positive state when it is above the Fermi level. An acceptor state, which follows the same rule, changes its charge from neutral to negative. When there is band bending in an M-I-S due to the external bias, the surface state levels will move with the valence and conduction bands, while the Fermi level remains fixed. A change of charge in the interface state occurs when it crosses the Fermi level. This change of charge contributes to the M-I-S capacitance and can alter the ideal curve. This change, pictured in Fig. 6, shows a threefold effect. The interface states give an additional capacitance, they cause a frequency dispersion, and they change the voltage axis by changing the dependence of the surface potential on the applied bias [20].

2. Metal Work Function

For an ideal M-I-S structure it was assumed that the metal-semiconductor work function difference was zero. If the value of ϕ_{ms} is not zero, the experimental capacitance-voltage curve will be displaced from the ideal theoretical curve by an amount equal to ϕ_{ms} . This deviation is not a serious drawback because the displacement can be calculated easily and it does not deform the shape of the curve.

3. Charges in the Insulator

There are basically two types of charges found in the insulator, namely fixed charges and mobile ions. Both types are introduced during the fabrication of the M-I-S device. The fixed charge is located near or at the semiconductor surface and is immobile under an applied electric



Hysteresis Effect

Figure 7

field. Thus a portion of the bias voltage will be required to neutralize the effect of the fixed charge, causing a parallel voltage shift in the CV curve. However, no distortion of the curve is introduced. The mobile ions will tend to follow the variation of the applied bias, but more slowly than the carriers. This will give a hysteresis effect to the curve (as shown in Fig. 7). That is, a curve generated by a negative to positive sweep of the bias will be shifted from one generated with a positive to negative sweep.

III. ANALYSIS OF THE IDEAL M-I-S STRUCTURE

A group at Westinghouse [14] developed a computer program to generate ideal high frequency and low frequency capacitance-voltage data for the Al-SiO₂-Si M-I-S structure. This program was generalized to make it suitable for the analysis of all M-I-S systems, especially those for infrared applications. The program was also modified to compute the deep-depletion capacitance data and several other quantities related to CCD studies. A graphical output routine was added to allow quicker interpretation of and comparison with experimental curves. With the aid of this program and data obtained from other research efforts, an attempt was made to determine the optimum material parameters for the feasibility study of an infrared CCD.

A. CAPACITANCE-VOLTAGE VARIATION WITH MATERIAL PARAMETERS

To obtain the optimum combination of material parameters, the semiconductor doping density, the insulator thickness, and the temperature are varied independently. Comparison of their results will provide a qualitative estimate of each parameter that is best suited for CCD use. Then choosing exact values on the basis of manufacturing feasibility, quantitative information is obtained for the "best case." The criteria for comparison is the amount of charge storage at the same bias voltage. This data is obtained from the computer output by the method explained

in paragraph (B) of this section. Many cases were considered but only two representative cases of each parameter are presented for brevity.

1. Semiconductor Doping

Figures 8 and 9 show the ideal capacitance-voltage curves for p-type $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ with the semiconductor doping $N_A = 1.0 \times 10^{16} \text{ cm}^{-3}$ and $N_A = 1.0 \times 10^{17} \text{ cm}^{-3}$ respectively. The temperature is 85°K and a 100Å thick Al_2O_3 insulator is used in each case. Comparison (see pages 67-74 for computer output) of Q_{storage} at an applied bias of .57V reveals that the lower doping density creates a storage capability approximately 10 times greater than the higher doping density. This indicates that a low doping density is more attractive to CCD applications.

2. Insulator Thickness

Figures 10 and 11 present the CV curves for a p-type $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ with a 100Å and 300Å thick Al_2O_3 insulator respectively. Doping density $N_A = 1.0 \times 10^{16} \text{ cm}^{-3}$ and the temperature is 85°K in each case. Comparison of the storage capacity at a bias of .23V reveals that the thinner insulator has a storage capacity approximately 30 times larger. The indication is that a thin insulator is more appropriate for infrared CCD's.

3. Temperature

Figures 12 and 13 give the capacitance-voltage curves for p-type $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ at temperatures of 85°K and 150°K respectively. The doping concentration N_A is $1.0 \times 10^{16} \text{ cm}^{-3}$ and the Al_2O_3 insulator thickness is 100Å in each case. At a bias voltage of .46V, the charge







Figure 8. $\text{Pb}_{0.76}\text{Sn}_{0.24}\text{Te}$ Ideal VC curves.


$N_A = 1.0 \times 10^{16}$, $T = 85^\circ\text{K}$, 100A


Al_2O_3 insulator.

















storage available for the 150°K case is approximately 50 times greater than for the 85°K case. Higher temperature operation is desirable for CCD use.

4. The "Best Case" Values

The present state of the art in narrow gap semiconductor fabrication yields doping densities in the mid 10^{16} cm^{-3} range at best. In the near future an N_A of $1 \times 10^{16} \text{ cm}^{-3}$ will likely become realistic. For this reason a best case value of $N_A = 1 \times 10^{16} \text{ cm}^{-3}$ is chosen. Easy fabrication with relatively high yield requires insulators with a thickness on the order of 500Å or greater. For laboratory research, however, 100Å is feasible. To achieve comparable values of storage capacity with larger insulator thickness, other materials with higher dielectric constants (e.g., TiO_2 , $K_{\text{ins}} \approx 100$) might be considered. Using Al_2O_3 ($K_{\text{ins}} = 8.8$) a thickness of 100Å is used as the best case. The temperature of operation is chosen as 85°K so that energy gaps of PbTe and $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ will have values that respond to the infrared energy in consideration. The "best case" ideal capacitance-voltage curves for a p-type $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ and p-type PbTe are presented in Figures 14 and 15 respectively.

B. CHARGE STORAGE AND SIGNAL CURRENT


In a charge coupled device, the semiconductor is depleted by a voltage pulse, then the signal is injected as minority carriers and moved before the background minority carriers appear at the surface. Thus it is possible to estimate the maximum amount of signal charge that can be accommodated by noting the difference between the high frequency

capacitance and the depletion capacitance at a particular bias voltage, as shown in Fig. 16. Since charge is given by

$$Q \equiv C V \quad (21)$$

the charge that can be stored is

$$Q_{\text{storage}} = \Delta C V_{\text{bias}} \quad (22)$$



Estimation of Q_{storage}

Figure 16

in units of coulombs per square centimeter. The storage capacity in units of charges per square centimeter, is obtained by dividing by the electronic charge. The computer program calculates this Q_{storage} for

several values of bias voltage. From the "best case" curve for p-type $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ $Q_{\text{storage}} = 5.32 \times 10^{12}$ charges/cm² for a bias of 3.46V. For p-type PbTe, the "best case" value of Q_{storage} is 3.79×10^{12} charges/cm² at a bias of 3.57V. These bias voltages were chosen because they are the largest values before the breakdown field strength of 100Å thick insulator is reached.

In use as an infrared imager, a device must be able to differentiate a signal that is near the temperature of the earth background. First it is necessary to determine the amount of photons emitted by the earth background up to the semiconductor cut-off wavelength λ_c . The cut-off wavelength in microns is given by

$$\lambda_c = \frac{1.24}{E(\text{eV})} \quad (23)$$

For PbTe at 85°K the energy gap is .219eV and for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ at 85°K the energy gap is .102eV. Thus

$$\lambda_c (\text{PbTe}) = 5.66 \mu \quad (24)$$

$$\lambda_c (\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}) = 12.16 \mu \quad (25)$$

The number of background photons is calculated from

$$N_{0-\lambda} = \left[\frac{N_{0-\lambda}}{N_{0-\infty}} \right] N_{0-\infty} \quad (26)$$

where $\frac{N_{0-\lambda}}{N_{0-\infty}}$ is obtained from a table [10] and $N_{0-\infty}$ is calculated from

$$N_{0-\infty} = 15.1 \frac{C}{(C_2)^3} T^3 \quad (27)$$

where $C_2 = 1.43879 \text{ cm}^\circ\text{K}$ and C is the speed of light. Assuming that the earth's ambient temperature is 300°K , it is found that the number of background photons is

$$N_{0-5.66\mu} = 3.3 \times 10^{16} \text{ PH/cm}^2 \text{ sec} \quad (28)$$

$$N_{0-12.16\mu} = 8.52 \times 10^{17} \text{ PH/cm}^2 \text{ sec} \quad (29)$$

If each of these photons creates a hole-electron pair in the semiconductor it is seen that the earth background radiation will overwhelm the charge storage capabilities for both the case of PbTe and the case of $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$. However, this assumes the semiconductor is exposed to the background radiation for a full second. If some sort of shutter were used to block the radiation except for a short period of time, fewer background photons would be able to reach the semiconductor. Consider the case if the scene was viewed for 10^{-6} seconds. Then

$$N_{0-5.66\mu} = 3.3 \times 10^{10} \text{ PH/cm}^2 \quad (30)$$

$$N_{0-12.16\mu} = 8.5 \times 10^{11} \text{ PH/cm}^2 \quad (31)$$

The difference in the storage capacities and these background charges gives the amount of useful signal charge that can be accommodated.

$$Q_{\text{signal}} (\text{PbTe}) = 3.76 \times 10^{12} \text{ CH/cm}^2 \quad (32)$$

$$Q_{\text{signal}} (\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}) = 4.468 \times 10^{12} \text{ CH/cm}^2 \quad (33)$$

If these charges are moved out of the CCD at a clocking rate of 1MHz (which is often used in silicon CCD's), the signal current is

$$I_{\text{sig}} (\text{PbTe}) = .602 \text{ A/cm}^2 \quad (34)$$

$$I_{\text{sig}} (\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}) = .716 \text{ A/cm}^2 \quad (35)$$

However, this assumes that all of the charge storage available is filled by signal photons. This will not be the case if the target is viewed for only 10^{-6} seconds.

Consider the case where the target is $.5^\circ\text{K}$ warmer than the earth background. Using equation (26) the following values are obtained

$$N_0 - 5.66\mu = 3.34 \times 10^{16} \text{ PH/cm}^2 \text{ sec} \quad (36)$$

$$N_0 - 12.16\mu = 8.6 \times 10^{17} \text{ PH/cm}^2 \text{ sec} \quad (37)$$

The difference between this number of photons and 300°K earth background photons is the number of signal photons ΔN

$$\Delta N (\text{PbTe}) = 4.3 \times 10^{14} \text{ PH/cm}^2 \text{ sec} \quad (38)$$

$$\Delta N (\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}) = 8.0 \times 10^{15} \text{ PH/cm}^2 \text{ sec} \quad (39)$$

Again using a shutter to expose the semiconductor to the scene for 10^{-6} seconds, and assuming each photon creates one hole-electron pair then

$$Q_{\text{sig}} (\text{PbTe}) = 4.3 \times 10^8 \text{ CH/cm}^2 \quad (40)$$

$$Q_{\text{sig}} (\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}) = 8.0 \times 10^9 \text{ CH/cm}^2 \quad (41)$$

If the signal packet is moved along the CCD with a clocking frequency of 1MHz , the signal current is

$$I_{\text{sig}} (\text{PbTe}) = 69 \mu\text{A}/\text{cm}^2 \quad (42)$$

$$I_{\text{sig}} (\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}) = 1.28\text{mA}/\text{cm}^2 \quad (43)$$

Tables I and II show the values of signal current for various temperature resolutions for PbTe and $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ respectively.

$\Delta T(^{\circ}\text{K})$.1	.5	1.0	5.0
I_{sig} (A/cm^2)	4.8×10^{-6}	6.88×10^{-5}	1.62×10^{-4}	9.11×10^{-4}

TABLE I

$\Delta T(^{\circ}\text{K})$.1	.5	1.0	5.0
I_{sig} (A/cm^2)	3.2×10^{-4}	1.28×10^{-3}	2.56×10^{-3}	1.28×10^{-2}

TABLE II

Though it was assumed that these temperature differentials are warmer than the background, cooler temperatures of the same magnitude will give the same values. The overall signal will be in the form of a dc current proportional to the background, with variations (either plus or minus) corresponding to target photons.

Note that the signal currents given in Tables I and II are in units of Amperes per square centimeter. Thus to obtain the actual signal current it is necessary to multiply by the gate area of the CCD. These

areas are usually on the order of 10^{-6} cm^2 for silicon devices. This would give signal currents in the 10^{-9} Ampere range.

It is worthwhile to summarize the assumptions used to arrive at these signal current values for later reference. First the earth background was assumed to be a uniform 300°K. Then it was assumed that a shutter mechanism would limit the exposure time to 10^{-6} seconds. Each photon was assumed to create one hole-electron pair. Finally, it was assumed that the clocking frequency of the CCD would be 1MHz.

C. STORAGE TIME

When signal charge is introduced into the depletion region of a CCD, a non-equilibrium condition exists. With increasing time, however, the system will move toward equilibrium by means of the thermal generation of minority carriers. This is called dark current. Thus it is possible to estimate the storage time T_S of the CCD by

$$T_S = \frac{Q_{\text{storage}}}{I_D} \quad (44)$$

where Q_{storage} is the storage capacity of the device and I_D is the dark current.

There are four principle dark current components that must be considered. One is the current arising from minority carriers generated in the depletion region given by

$$I_D = \frac{1}{2} \frac{q n_i W}{\tau} \quad (45)$$

where W is the depletion layer width and τ is the minority carrier lifetime. A second component of dark current is due to generation of minority carriers in the semiconductor bulk. It is given by

$$I_b = \frac{q n_i^2}{N_I \tau} L \quad (46)$$

where L is the diffusion length

$$L = \left[\frac{kT}{q} \mu \tau \right]^{1/2} \quad (47)$$

and μ is the mobility. A third component of the dark current arises from surface generation by those surface states within a few kT of midband [1]. However, this current is assumed small compared to the others since the success of making Schottky-barrier lasers using $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ indicate a small capture cross-section for these surface states. The fourth component of dark current is tunneling between the valence and conduction bands at very high bias voltage. This tunneling current is also quite small compared with the other mechanisms of dark current unless the depletion layer width is on the order of few hundred angstroms [12]. Thus the total dark current is

$$I_D \approx I_b + I_d \quad (48)$$

Numerical values of I_b and I_d for PbTe and $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ were obtained by use of the best case data from the computer program and information from other research [11]. The data used for these calculations is shown in Table III. From this data and equation (45), (46), and (47) it is found for PbTe that

$$I_b = 1.28 \times 10^{-6} \text{ A/cm}^2 \quad (49)$$

$$I_d = 1.06 \times 10^{-2} \text{ A/cm}^2 \quad (50)$$

and for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ that

$$I_b = 1.16 \times 10^{-2} \text{ A/cm}^2 \quad (51)$$

$$I_d = 6.6 \times 10^{-1} \text{ A/cm}^2 \quad (52)$$

	PbTe	$\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$
τ (sec)	10^{-7}	10^{-7}
n_i (cm^{-3})	1.447×10^{12}	1.375×10^{14}
w(cm)	9.13×10^{-3}	5.99×10^{-3}
Q_{storage} (CH/cm ²)	3.8×10^{12}	5.32×10^{12}
μ (cm ² /V sec)	2×10^4	2×10^4
N_A (cm^{-3})	1×10^{16}	1×10^{16}

TABLE III

Note that in both cases the dark current component of depletion layer generation is the dominant factor. Application of equation (48) yields

$$I_D (\text{PbTe}) = 1.02 \times 10^{-2} \text{ A/cm}^2 \quad (53)$$

$$I_D (\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}) = 6.72 \times 10^{-1} \text{ A/cm}^2 \quad (54)$$

Then from equation (44)

$$T_S (\text{PbTe}) = 5.7 \times 10^{-5} \text{ sec} \quad (55)$$

$$T_S (\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}) = 1.27 \times 10^{-6} \text{ sec} \quad (56)$$

When these values are compared with the period of the 1MHz clocking signal that was used in the preceding section, it is seen that difficulties arise for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$. For PbTe, the ratio of storage time to the period of the clocking signal is approximately 60, which is acceptable in that it allows a margin for variation introduced in fabrication. However, the ratio for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ is approximately unity. This indicates borderline performance at best, with no margin for error. Thus for a CCD to be feasible, methods for improving this ratio must be considered.

Examination of the equation for depletion-layer generation reveals that the only parameters that could be improved with a significant effect on T_S are intrinsic carrier concentration and minority carrier lifetime. The intrinsic concentration is determined by the temperature, which is approximately 85°K for infrared imaging. The minority carrier lifetime could be increased by improving the quality of semiconductor, but a theoretical limit of radiative recombination lifetime of approximately 10^{-6} seconds exists [11]. This yields a one order of magnitude improvement in the storage time over the value obtained using presently available materials. This is still borderline performance. Consideration of equation (44) indicates a decrease in the capacitance due to the insulator will increase storage time. However, this would also result in a decrease in the amount of charge storage. An increase in the clocking frequency,

though it will not effect the storage time, can be used to improve the ratio of storage time to clocking signal period. A 5MHz clocking frequency combined with a minority carrier lifetime of 10^{-6} seconds yields a storage time to clocking period ratio on the order of 75 for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$. This indicates that the feasibility of narrow gap semiconductor CCD requires advances in the fabrication of narrow gap semiconductors.

IV. EXPERIMENTAL METHODS

The analysis presented in the preceding section was based upon idealized theory developed by the silicon device industry. To verify that it is applicable to the narrow-gap semiconductor in this study, experimental data must be obtained. The test configurations for obtaining capacitance-voltage curves at high frequency and capacitance-time curves are presented in this section.

A. HIGH FREQUENCY CAPACITANCE-VOLTAGE CURVES

The Boonton Model 72A Capacitance Meter was the basic element for the high frequency CV measurement. It provides a direct capacitance reading by generating a 1MHz signal and measuring its phase variations due to the capacitance of the device under test. The Boonton Model 72A also has provisions for external dc bias and an output to drive an X-Y recorder.

The M-I-S device was mounted in an insulated container to allow immersion in liquid nitrogen for obtaining low temperature data. A mechanical probe was situated on the outside of the insulated container to make electrical contact at various points on the M-I-S structure.

A Wavetek Model 142 Function Generator was used in the sawtooth mode to provide the varying dc bias. A Hewlett-Packard Model 7004B X-Y Recorder completed the instrumentation. It gave the capacitance-

voltage curve for the M-I-S under study in a form suitable for comparison to the computer-generated ideal curve. The schematic for the test set up is pictured in Fig. 17.

B. CAPACITANCE-TIME CURVES

The capacitance-time data required to verify the ideal storage time calculations was obtained from an experimental setup similar to that used for the capacitance-voltage measurements. Again the Booton 72A Capacitance Meter was employed. Since the M-I-S must be switched rapidly from accumulation to deep depletion, the Wavetek Function Generator was used in the square wave mode for the C-t measurement. The expected storage time was on the order of microseconds, so a Tektronics Type 422 Oscilloscope was used to observe the response instead of an X-Y recorder. The experimental schematic is pictured in Fig. 18.




Figure 17. C-V Test Circuit





Figure 18. C-t Test Circuit

V. METAL-INSULATOR-SEMICONDUCTOR FABRICATION

A brief summary of the fabrication processes and materials of the M-I-S devices used in the experimental investigation is presented in this section. The semiconductors were deposited in the Naval Postgraduate School Solid State Laboratory under the direction of Dr. T. F. Tao. The insulators and metal gates were deposited by Dr. N. Bottka at the Naval Weapons Center, China Lake, California.

A. SEMICONDUCTORS

Thin films of $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ semiconductor were evaporated onto half-inch diameter substrates of CaF_2 and BaF_2 . The compositions (x values)



Semiconductor Samples

Figure 19

of zero, .2, and .24 were used. Two types of masks were used, Hall and optical, so that the samples could be utilized for other research projects. The thickness of the semiconductor material ranged from two microns to 10 microns. Evaluations using the Hall technique showed carrier concentrations ranging from low 10^{17} cm^{-3} to low 10^{19} cm^{-3} . X-ray Laue photographs indicated that both single crystal and polycrystalline samples were obtained.

B. INSULATOR

The semiconductor samples were cleaned with trichloroethylene, then methanol, and finally with de-ionized water. They were then masked and mounted in a vacuum station. The system was pumped down to approximately 3×10^{-17} Torr. The deposition was then performed using the electron-beam method. The thickness of the insulator deposition was monitored with a Sloan Model DTM-4 Thickness Monitor.

The Model DTM-4 gives a frequency reading that is proportional to the thickness of the deposit by beating a stable oscillator frequency with the frequency of a crystal that is proportional to its mass. As the deposit builds up on the crystal, its frequency changes proportionally. The thickness is then obtained from

$$\Delta f = \frac{DT}{2} \quad (57)$$

where D is the density of the material deposited in gm/cm^3 and T is the thickness in Angstroms. Two Al_2O_3 ($D = 4 \text{ gm/cm}^3$) and one SiO_2


($D = 2.5 \text{ gm/cm}^3$) deposits were made. The insulator thickness obtained are given in Table IV.

INSULATOR	THICKNESS (\AA)
Al_2O_3	~ 100
Al_2O_3	~ 300
SiO_2	~ 450

TABLE IV

C. METAL

The insulator-semiconductor samples were masked to expose various sized circular areas, then Ni was deposited on them by the resistive-heating method. The two types of completed M-I-S devices are pictured in Fig. 20.



M-I-S Samples

Figure 20

VI. EXPERIMENTAL RESULTS

The first step in the experimental investigation of the M-I-S devices was to verify that the test circuits of Section IV were functioning properly. For this purpose, an $\text{Al-SiO}_2\text{-Si}$ M-I-S device with a known high frequency capacitance-voltage curve was obtained from Stanford University, Stanford, California. The capacitance-voltage results are shown in Fig. 21. The close agreement of this curve and the one obtained at Stanford indicated that the CV test procedures would yield reliable results. A capacitance-time measurement was also made on the $\text{Al-SiO}_2\text{-Si}$ sample. These results are shown in Fig. 22. Though there was no standard with which to compare this curve, it followed that the general shape of curves presented in other papers [8]. Therefore, the C-t test circuit was assumed to be functional. With the test circuits functioning properly, the next task was to obtain high frequency capacitance-voltage curves from the $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ M-I-S devices, and examine if the theory developed for silicon M-I-S devices apply equally well for these narrow gap semiconductors.

Measurements made with the probe touching various Ni gates on several of the samples yielded either no capacitance variation or an unusual reaction from the Boonton Capacitance Meter. For example, the Boonton would give a full-scale deflection on the 300pF scale, but would read zero on the 1000pF scale-setting. Using standard capacitors, the





Figure 21. Experimental Silicon
M-O-S C-V Curve



Boonton was checked and found to be operating properly. This indicated that the devices were the source of the erroneous readings. The conclusion was that due to its very thin the insulator contained many pin holes, thus the metal gate was making direct contact to the semiconductor. To decrease the probability of finding a pin hole under the gate, it was decided to reduce the gate area. This was accomplished by using the tip of the probe as the gate, touching it directly to the insulator. Results obtained in this fashion, however, were little better than those described above. The cause was thought to be that the pressure of the probe was great enough to break through the thin insulator layer. To alleviate this possibility, a small amount of Hg was placed on the metal probe which was lowered to the point where the mercury just made contact with the insulator.

Using this method the results shown in Fig. 23 thru Fig. 27 were obtained. However, the results were not consistent. The resistance of the insulating layer was measured and it varied from 50 ohms to approximately 2 K ohms. To determine the effect of leakage on the C-V result, the silicon sample, with a variable shunt resistor connected, was measured. For a leakage resistance of 100 K ohms, the silicon M-I-S CV curve showed some noticeable distortion. For a leakage of 5 K ohms, there was no capacitance variation at all. By comparing the value of leakage at which distortion of the CV curve was first observed to the ac impedance given by

$$|Z| = \frac{1}{\omega C} \quad (58)$$

where C is the maximum capacitance of the M-I-S and W is 2π times the measurement frequency, it was determined that for reliable C-V results the insulator resistance must be at least 250 times greater than the ac impedance of the M-I-S.

This indicated that the results obtained were distorted by the leakage of the M-I-S device. This precluded the use of these curves for accurate numerical analysis to determine the surface state density, carrier concentration, or insulator charge. However, the general shape of the curves can be used to substantiate that the $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ M-I-S devices follow qualitatively the capacitance-voltage variations of silicon M-I-S devices.

Attempts to make CV measurements with the M-I-S device immersed in liquid nitrogen gave inconclusive results. The expected result was a sharper curve, that is the transition from accumulation to inversion would take place over a smaller voltage range. Also expected was that the percentage change from accumulation capacitance to inversion capacitance would be greater than at room temperature. In the few measurement attempts which yielded C-V data (one is shown in Fig. 27) the capacitance variation did occur over a smaller voltage range, however, the percentage of change in capacitance was smaller than in the room temperature case. It was also noted that the actual capacitance values were much lower at reduced temperatures. This could be caused by the fact that the Hg probe solidified at liquid nitrogen temperature ($\sim 77^\circ\text{K}$), resulting in a smaller gate area. Another problem encountered in low temperature measurements


was the presence of jitter in the CV curve. The source of the jitter was thought to be the boiling of the liquid nitrogen which shook the probe during measurement. Another inconsistency was the variation of the accumulation capacitance with temperature. In some samples the accumulation capacitance decreased with decreasing temperature while in other cases the reverse was true. Theoretically accumulation capacitance should remain constant (approximately equal to insulator capacitance) for all temperatures.

In an effort to determine the effect of illumination of the capacitance-voltage curves, measurements were made under various lighting conditions. The expected result was a higher value of capacitance in the inversion region for higher light intensities, due to the added number of minority carriers produced by the light photons. However, no noticeable effect was observed in the C-V curves. Some low frequency C-V measurements were attempted using a Princeton Applied Research Model 124 Lock-in Amplifier (LIA), though few useful results were obtained due to the LIA's sensitivity to leakage resistance. Also due to this leakage problem, capacitance-time measurements did not yield any conclusive results on charge storage time.

In general, the percentage of capacitance variation was much greater in experimental data than in theoretical calculations. In many cases, hysteresis and/or drift were observed. This was expected since insulators usually contain mobile charges. The voltage range over which the capacitance variation took place was considerably larger than in

theoretical calculations. In many cases, especially at low temperature, there were some unexpected capacitance variations: the change from accumulation capacitance to inversion capacitance was not smooth (see Fig. 26 and Fig. 27).

To summarize, mainly due to the leakage in the insulator layer the C-V results were distorted. Thus they were not suitable for quantitative analysis. However, the general shape of the curves can be used to infer the general behavior of narrow-gap semiconductor M-I-S devices and the feasibility of their applications as infrared CCD's.







Figure 24. Experimental
 $\text{Pb}_{0.80}\text{Sn}_{0.20}\text{Te}$
 C-V Curve
 450\AA SiO_2 insulator
 $T = 300^\circ\text{K}$






Figure 26. Experimental
 $\text{Pb}_{0.80}\text{Sn}_{0.20}\text{Te}$ CV
 Curves at two probe
 locations.
 300\AA Al_2O_3 insulator
 $T = 300^\circ\text{K}$




Figure 27. Experimental
PbTe CV Curve
100Å Al₂O₃ insulator
T = 80°K

VII. CONCLUSIONS

The theoretical analysis of $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ M-I-S devices indicated that signal currents comparable to those obtained in silicon CCD's are realizable. With a temperature differential of 0.1°K , which is desirable for high resolution infrared imaging, signal currents of $4.8 \times 10^{-6} \text{ A/cm}^2$ for PbTe and $3.2 \times 10^{-4} \text{ A/cm}^2$ for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ were calculated. These values were obtained by assuming that the device viewed the scene for only 10^{-6} seconds. This poses a limitation since present mechanical choppers and shutters that operate with this speed are not available. Other methods of reducing background photons, such as spectral filters, would reduce the requirements placed on the mechanical shutter speed. Further study on the effect of spectral filters in limiting background photons is suggested as an alternative to the high frequency choppers presently considered.

Another limitation to the signal current which has not been considered in detail in this thesis is the effect of noise current, which should be studied. This would allow a prediction of the signal to noise ratio for comparison to that obtained in other infrared imagers.

Charge storage times obtained from the theoretical analysis are significantly shorter than those in silicon charge coupled devices. For PbTe $T_S = 5.7 \times 10^{-5}$ seconds was obtained, and for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ $T_S = 1.27 \times 10^{-6}$ seconds. The storage time for PbTe compared to the

period of a 1MHz clocking signal indicates that the length of storage time is satisfactory for CCD applications. However, this is not true for $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$. Methods of increasing the storage time are required before a CCD will be feasible using this material at the 1MHz clocking frequency. Increased clocking frequencies could be a possible improvement without increasing storage time, but a limit exists on the clocking frequency. This limit is imposed by the requirement of interface with available display systems. Methods of limiting dark current by varying material parameters such as doping concentration also require further study.

All of the theoretical analysis of $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ devices was based on the assumption that the theory developed for silicon M-I-S was applicable. Preliminary experimental investigation has been carried out to examine this assumption. After initial instrumentation problems were overcome, the C-V data obtained showed qualitatively the typical behaviors of accumulation, depletion, and inversion in an M-I-S. Capacitance-voltage curves showed a definite transition from accumulation capacitance to inversion capacitance, but there were two basic deviations from theoretical calculations. First the percentage change in capacitance from the accumulation region to the inversion region was greater than that in theoretical calculations. One possible explanation of this is that the value of the relative dielectric constant for $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ used in theoretical calculation ($K_S = 400$) is too high. Accurate data for the dielectric constant is not available at present, thus more extensive

experimentation using CV method of $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ M-I-S could provide an alternate means of measuring the dielectric constant. Another deviation from the theoretical curves noted in the experimental investigation was that the transition from accumulation to inversion was not smooth. This was possibly due to interface states in the M-I-S structure.

In general, all of the experimental data suffered from the leakage through the insulator. Experiments on silicon and germanium devices with a simulated leakage indicated that the C-V variations were distorted. Experimentation using better insulators is necessary for quantitative analysis of $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ M-I-S. It is suggested that other insulators, especially those with higher dielectric constants, such as TiO_2 , be considered to meet the production requirement for thicker insulating layers. With better fabricated devices, storage times can be accurately determined also.

The conclusions of this thesis can be summarized as follows. First, $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ M-I-S devices do show controllable depletion and inversion behaviors qualitatively similar to the Si M-O-S theory. From the storage time and storage capacity points of view, charge coupled device infrared imagers using PbTe are feasible without extensive improvements of material and fabrication technology. Devices using $\text{Pb}_{.76}\text{Sn}_{.24}\text{Te}$ will require more extensive material advances to increase the storage time. Finally it is suggested that more experimental investigation be carried out for quantitative study of the $\text{Pb}_{1-x}\text{Sn}_x\text{Te}$ M-I-S.

MA-ND = 0.100E 18
 OXIDE THICKNESS(MICRONS) = 0.0100
 PLATE AND CAPACITANCE = 91868
 COEF PER SQ CM) = 0.7792E-06
 TEMP = 0.1375F 15
 EG(EV) = 85.000
 0.102

GATE VOLTAGE	LOW FREQ. CAP.	HIGH FREQ. CAP.	DEPL. LAYER WIDTH(METERS)	SURFACE POTENTIAL	DEPL. CAP.	Q STORAGE
-8.26	0.99822	0.71162	0.1345E-06	-0.062	0.76804	56284E 10
-3.91	0.99624	0.71162	0.1315E-06	-0.051	0.74671	52922E 10
-1.85	0.99213	0.71557	0.1667E-06	-0.040	0.72836	6252E 10
-0.85	0.98382	0.69536	0.1807E-06	-0.029	0.71181	82184E 10
-0.31	0.96807	0.68444	0.1982E-06	-0.018	0.67114	2222E 11
0.14	0.94184	0.68157	0.2057E-06	-0.007	0.64546	49004E 11
0.14	0.86635	0.67601	0.2124E-06	0.015	0.60434	1495E 12
0.21	0.82965	0.67194	0.2178E-06	0.026	0.54434	28397E 12
0.27	0.77295	0.66746	0.2247E-06	0.037	0.47110	1789E 13
0.32	0.71158	0.66388	0.2265E-06	0.048	0.39405	3815E 13
0.37	0.65101	0.66038	0.2286E-06	0.059	0.32146	6067E 13
0.41	0.59658	0.65733	0.2286E-06	0.070	0.25782	10024E 14
0.46	0.54746	0.65533	0.2286E-06	0.081	0.20149	2004E 14
0.52	0.50184	0.65509	0.2289E-06	0.091	0.16110	43004E 14
0.57	0.46165			0.104		
0.65	0.42169			0.118		
0.81	0.38141			0.126		
1.14	0.34141			0.133		
1.64	0.30338			0.140		
2.06	0.26721			0.148		
4.56	0.23771			0.155		
10.71	0.20861			0.162		
17.54	0.19916			0.170		

NA-ND = 0.100E 17
 OXIDE THICKNESS(MICRONS) = 0.0100
 FLATRAID CAPACITANCE = .78129
 COI(F PER SQ CM) = 0.7792E-06
 CINT = 0.1375E 15
 TEMP = 85.000
 FG(EV) = 0.102

GATE VOLTAGE	LOW FREQ. CAP.	HIGH FREQ. CAP.	DEPL. LAYER WIDTH(METERS)	SURFACE POTENTIAL	DEPL. CAP.	Q STORAGE
-2.65	0.99439			0.062		
-1.27	0.98822			-0.051		
-0.21	0.97554			-0.040		
-0.29	0.95054			-0.029		
-0.13	0.90554			-0.018		
-0.04	0.83264			-0.007		
0.02	0.75282			0.004		
0.05	0.67234			0.015		
0.08	0.60754			0.026		
0.10	0.58115			0.031		
0.12	0.54832			0.042		
0.17	0.63306			0.063		
0.19	0.73651			0.070		
0.23	0.83728			0.077		
0.29	0.90583			0.085		
0.39	0.94525			0.092		
0.57	0.96748			0.099		
0.86	0.98040			0.107		
1.33	0.98812			0.114		
2.13	0.99272			0.121		
3.63	0.99562			0.129		
	0.99734			0.136		
	0.58179		0.3267E-06	0.56683	0.56683	71815E 10
	0.53606		0.3934E-06	0.52344	0.52344	.76051E 10
	0.47997		0.4925E-06	0.46321	0.46321	.13948E 11
	0.44580		0.5213E-06	0.44025	0.44025	.24160E 11
	0.44444		0.5457E-06	0.41112	0.41112	.8414E 11
	0.44594		0.5648E-06	0.37278	0.37278	.10305E 12
	0.43008		0.5073E-06	0.32601	0.32601	.21806E 12
	0.43394		0.5073E-06	0.27556	0.27556	.44479E 12
	0.43250		0.5929E-06	0.22876	0.22876	.86889E 12
	0.43162		0.5964E-06	0.18111	0.18111	.16344E 13
	0.43107		0.5996E-06	0.14498	0.14498	.29825E 13
	0.43077		0.5906E-06	0.1129	0.1129	.53167E 13
			0.5006E-06	0.136	0.09075	.9310E 13

NA-ND = 0.100E-17
 OXIDE THICKNESS(MICRONS) = 0.0300
 FLATBAND CAPACITANCE = 91465
 COEF PER SQ CM) = 0.2597E-06
 CINT = 0.1375E 15
 TEMP = 85.000
 EG(EV) = 0.102

GATE VOLTAGE	LOW FREQ. CAP.	HIGH FREQ. CAP.	DEPL. LAYER WIDTH(METERS)	SURFACE POTENTIAL	DEPL. CAP.	Q STORAGE
-7.84	0.99812			-0.062		
-3.71	0.99604			-0.051		
-0.81	0.99171			-0.040		
-0.35	0.98296			-0.029		
-0.10	0.95989			0.007		
0.04	0.90135			0.015		
0.13	0.85025			0.026		
0.20	0.80630			0.031		
0.29	0.78457			0.042		
0.39	0.73808			0.063		
0.44	0.83345			0.070		
0.53	0.93916			0.077		
0.70	0.96651			0.085		
1.00	0.93106			0.099		
1.51	0.98892			0.107		
2.37	0.93338			0.114		
3.81	0.9758			0.120		
6.20	0.98554			0.136		
10.13						
16.62	0.99911					
	0.80670	0.3267E-06	0.3267E-06	0.90196	0.90196	17849E 10
	0.77610	0.4923E-06	0.4923E-06	0.72110	0.72110	2352E 10
	0.73467	0.5213E-06	0.5213E-06	0.69789	0.69789	3333E 10
	0.72344	0.5457E-06	0.5457E-06	0.66363	0.66363	4327E 11
	0.71220	0.5648E-06	0.5648E-06	0.61287	0.61287	10688E 11
	0.70714	0.5783E-06	0.5783E-06	0.54513	0.54513	25337E 12
	0.70220	0.5873E-06	0.5873E-06	0.46707	0.46707	5668E 12
	0.69896	0.5924E-06	0.5924E-06	0.38803	0.38803	11887E 12
	0.69595	0.5964E-06	0.5964E-06	0.31518	0.31518	23531E 13
	0.69371	0.5999E-06	0.5999E-06	0.25212	0.25212	44495E 13
	0.69195	0.6006E-06	0.6006E-06	0.19968	0.19968	81472E 13
	0.69022			0.15714	0.15714	14469E 13

NA=ND = 0.100E-17
 OXIDE THICKNESS (MICRONS) = 0.0100
 FLATBAND CAPACITANCE = 78129
 COEF PER SQ CM) = 0.7792E-06
 CINT = 0.1375E 15
 TEMP = 85.000
 FG(EV) = 0.102

GATE VOLTAGE	LOW FREQ. CAP.	HIGH FREQ. CAP.	DEPL. LAYER WIDTH (MICRONS)	SURFACE POTENTIAL	DEPL. CAP.	Q STORAGE
-2.65	0.99439			0.062		
-1.27	0.98822			0.051		
-0.61	0.97554			0.039		
-0.29	0.95055			0.018		
-0.13	0.93554			0.007		
-0.02	0.83664			0.004		
0.05	0.72282			0.003		
0.08	0.60154			0.002		
0.10	0.53115			0.001		
0.12	0.4832			0.000		
0.17	0.63306			0.005		
0.19	0.73651			0.017		
0.23	0.83728			0.035		
0.29	0.90883			0.052		
0.39	0.94525			0.077		
0.57	0.98040			0.107		
0.85	0.99312			0.141		
1.35	0.99719			0.179		
3.43	0.99734			0.136		
			0.3267E-06	0.5683		71815E 10
			0.3924E-06	0.5234		13740E 11
			0.47997E-06	0.46521		28440E 11
			0.46580E-06	0.44023		48440E 11
			0.54454E-06	0.41112		10306E 12
			0.44008E-06	0.37278		21896E 12
			0.5183E-06	0.32601		44471E 12
			0.5873E-06	0.27556		8689E 12
			0.5929E-06	0.22676		16844E 13
			0.5964E-06	0.18311		2985E 13
			0.5986E-06	0.14593		53137E 13
			0.6006E-06	0.09075		93100E 13

NA=ND = 0.100E 17
 OXIDE THICKNESS(MICRONS) = 0.0100
 FLATBAND CAPACITANCE = 72893
 CO(F PER SQ CM) = 0.7792E-06
 CINT = 0.3098E 16
 TEMP = 150.000
 EG(EV) = 0.131

GATE VOLTAGE	LOW FREQ. CAP.	HIGH FREQ. CAP.	DEPL. LAYER WIDTH(METERS)	SURFACE POTENTIAL	DEPL. CAP.	Q STORAGE
-3.55	0.99256	0.74542	0.1552E-06	-0.110	0.68571	.15297E 11
-1.71	0.98441	0.63549	0.2507E-06	-0.090	0.56902	.36734E 11
-0.93	0.96775	0.53335	0.3240E-06	-0.071	0.48900	.69714E 11
-0.40	0.93529	0.52204	0.3688E-06	-0.052	0.42392	.93295E 12
-0.18	0.87820	0.52448	0.3991E-06	-0.032	0.36250	.23543E 12
-0.06	0.79578	0.52051	0.4187E-06	0.005	0.30359	.48553E 12
0.02	0.71374	0.51323	0.4311E-06	0.015	0.24940	.90438E 12
0.05	0.62445	0.50885	0.4387E-06	0.030	0.20164	.16480E 13
0.10	0.50256	0.50621	0.4462E-06	0.043	0.16112	.29438E 13
0.15	0.75920	0.50462	0.4490E-06	0.069	0.12767	.51719E 13
0.21	0.83114	0.50365	0.4490E-06	0.082	0.10053	.89664E 13
0.31	0.89101	0.50309	0.4490E-06	0.095	0.07893	.15381E 14
0.46	0.93203			0.108		
0.70	0.95813			0.121		
1.10	0.97433			0.134		
1.75	0.98433			0.147		
2.82	0.99419			0.160		
4.57	0.99419					
7.46	0.99647					

GRAPH TITLED
 PB(.76) SN(.24) TE NA=1.0E16 T=150 X=100A
 DOSHIER
 HAS BEEN PLOTTED.

TA-ND = 0.100E 17
 OXIDE THICKNESS(MICRONS) = 0.0100
 FLATBAND CAPACITANCE = 78129
 CO(F PER SQ CM) = 0.7792E-06
 CINT = 0.1375E 15
 TEMP = 85.000
 EG(EV) = 0.102

GATE VOLTAGE	LOW FREQ. CAP.	HIGH FREQ. CAP.	DEPL. LAYER WIDTH(METERS)	SURFACE POTENTIAL	DEPL. CAP.	Q STORAGE
-2.65	0.99439			0.062		
-1.27	0.98822			-0.051		
-0.21	0.97554			-0.040		
-0.29	0.95055			-0.029		
-0.13	0.90564			-0.018		
-0.04	0.83664			-0.007		
0.02	0.75282			0.004		
0.05	0.67234			0.015		
0.08	0.60754			0.026		
0.10	0.59115			0.031		
0.12	0.54832			0.042		
0.17	0.53306			0.063		
0.19	0.73651			0.077		
0.23	0.83728			0.085		
0.29	0.90583			0.092		
0.37	0.96748			0.099		
0.56	0.98040			0.107		
1.32	0.99270			0.114		
2.12	0.99270			0.121		
3.63	0.99734			0.136		
	0.58179		0.3267E-06	0.56693	0.7105E 10	
	0.53606		0.3934E-06	0.52341	0.7051E 10	
	0.47997		0.4925E-06	0.46321	0.1948E 11	
	0.44580		0.5213E-06	0.44025	0.2416E 11	
	0.44444		0.5457E-06	0.41112	0.4814E 11	
	0.44594		0.5648E-06	0.37278	0.1030E 12	
	0.44008		0.5783E-06	0.32601	0.2180E 12	
	0.43329		0.5929E-06	0.27556	0.4471E 12	
	0.43150		0.5964E-06	0.22676	0.8689E 12	
	0.43162		0.5992E-06	0.18311	1.6344E 13	
	0.43102		0.5992E-06	0.14564	2.8225E 13	
	0.43077		0.6006E-06	0.09075	5.1100E 13	

COMPUTER PROGRAM FOR CALCULATION OF IDEAL
CAPACITANCE-VOLTAGE CURVES

THE FOLLOWING COMMENT CARDS DEFINE THE VARIABLES USED IN THE IDEAL CV
CURVE CALCULATIONS
K=1 FOR N TYPE SEMICONDUCTOR
K=2 FOR P TYPE SEMICONDUCTOR IN CM=3
BKC=BACKGROUND CONCENTRATION IN MICRONS
DD=INSULATOR THICKNESS IN MICRONS
TEMP=TEMPERATURE IN DEGREES KELVIN
CINT=INTRINSIC CARRIER CONC. IN CM=3
KS=REL. DIELECTRIC CONSTANT OF SEMICONDUCTOR
KINS=REL. DIELECTRIC CONSTANT OF INSULATOR
CO=CAPACITANCE DUE TO THE INSULATOR
EG=ENERGY GAP IN EV
VT=Q/KT
CFR=FLATBAND CAPACITANCE
VG=APPLIED BIAS VOLTAGE
LD=DEBYE LENGTH
UF=FERMI LEVEL INQ/KT UNITS
US=SURFACE POTENTIAL IN Q/KT UNITS
MM=NUMBER OF SETS OF DATA USED IN THIS RUN
T(X)=ROOTS OF EQUATIONS FOR GAUSSIAN QUADRATURE TECHNIQUE
USING 40 ROOTS
A(X)=WEIGHTING FACTORS FOR GAUSSIAN QUADRATURE INTEGRATION

DIMENSION B(40),R(40),G(40),C(40),D(40),F(40),XD(40),A(40),T(40)
DIMENSION X1(100),X2(100),Y1(100),Y2(100)
DIMENSION RANGE(4)
DIMENSION Y3(100)
REAL LD,KS,KINS
REAL LABL1/' LF '//
REAL LABL2/' HF '//
REAL LABL3/' DEPL '//
REAL #8 TITLE(12)
MM=2
DC 100 L=1,MM
READ(5,555) TITLE
FORMAT(6A8)
555
READ(5,22) BKC
22
FORMAT(E8.3)
READ(5,33) DD
33
FORMAT(E8.3)

44 READ(5,44) TEMP
FORMAT(E8.3)

K=2

KINS=8.8

KS=400

NOTE THAT THE EQUATIONS FOR EG AND CINT MUST BE ALTERED FOR DIFFERENT

SEMICONDUCTOR MATERIALS

EG=6.37E-2+4.52E-4*TEMP

CINT1=4.82E15*(TEMP**1.5)

AAA=-5.8E3*EG/TEMP

CINT2=2.7183**AAA

CINT3=(EG*1.12)**1.5

CINT=CINT1+CINT2+CINT3

N=40

T(1)=-.99823772
T(2)=-.99072625
T(3)=-.97725996
T(4)=-.95791683
T(5)=-.93281282
T(6)=-.90209882
T(7)=-.86595952
T(8)=-.82461224
T(9)=-.77830566
T(10)=-.72731826
T(11)=-.67195670
T(12)=-.61255389
T(13)=-.54946713
T(14)=-.48307581
T(15)=-.41377921
T(16)=-.34199410
T(17)=-.26815218
T(18)=-.19269758
T(19)=-.11608407
T(20)=-.03877242
T(21)=-.03877242
T(22)=-.03877242
T(23)=-.03877242
T(24)=-.03877242
T(25)=-.03877242
T(26)=-.03877242
T(27)=-.03877242
T(28)=-.03877242
T(29)=-.03877242
T(30)=-.03877242
T(31)=-.03877242
T(32)=-.03877242
T(33)=-.03877242
T(34)=-.03877242

T(35)=-T(6)
T(36)=-T(5)
T(37)=-T(4)
T(38)=-T(3)
T(39)=-T(2)
T(40)=-T(1)
A(1)=.00452099
A(2)=.01049824
A(3)=.01642096
A(4)=.02224580
A(5)=.02793700
A(6)=.03346017
A(7)=.03878215
A(8)=.04387093
A(9)=.04869579
A(10)=.05322785
A(11)=.05743978
A(12)=.06130627
A(13)=.06480403
A(14)=.06791206
A(15)=.07061167
A(16)=.07288660
A(17)=.07472319
A(18)=.07611039
A(19)=.07703985
A(20)=.07750598
A(21)=A(20)
A(22)=A(19)
A(23)=A(18)
A(24)=A(17)
A(25)=A(16)
A(26)=A(15)
A(27)=A(14)
A(28)=A(13)
A(29)=A(12)
A(30)=A(11)
A(31)=A(10)
A(32)=A(9)
A(33)=A(8)
A(34)=A(7)
A(35)=A(6)
A(36)=A(5)
A(37)=A(4)
A(38)=A(3)
A(39)=A(2)
A(40)=A(1)
LD=4.879525E-2*SQRT(TEMP/ KS/CINT)
CO=8.85415E-6*KINS/DD


```

VT=1.16057E4/TEMP
CD=8.85415E-12*KS/LD
UF=(-1.)*K)*ALOG(BKC/CINT)
CFF=1./SQRT(2.)*EXP(ABS(UF/2.))*CD
CFB=1./((1.+CO/CFF)
WRITE(6,997)
FORMAT(1,1)
IF(K-2)1,2,12
WRITE(6,4) BKC
FORMAT(/9H ND-NA = ,E9.3)
GO TO 11
WRITE(6,5) BKC
FORMAT(/9H NA-ND = ,E9.3)
11 WRITE(6,6) CD
FORMAT(28H OXIDE THICKNESS(MICRONS) = ,F6.4)
6 WRITE(6,49) CFB
FORMAT(24H FLATBAND CAPACITANCE = ,F6.5)
49 COO=CO*1.0E-4
WRITE(6,99) COO
FORMAT(18H GO(F PER SQ CM) = ,E10.4)
99 WRITE(6,88) CINT
FORMAT(7H CINT = ,E10.4)
88 WRITE(6,77) TEMP
FORMAT(7H TEMP = ,F10.3)
77 WRITE(6,66) EG
FORMAT(9H EG(EV) = ,F10.3)
66 WRITE(6,200)
FORMAT(66X,11HDEPL. LAYER8X,7HSURFACE)
200 WRITE(6,7)
FORMAT(6X,12HGATE VOLTAGE6X,14HLOW FREQ. CAP.6X,15HHIGH FREQ. CAP.
7 16X,13HWIDTH(METERS)6X,9HPOTENTIAL6X,10HDEPL. CAP.9X,9HQ STORAGE)
US=(-1.)*K)*10
DELUS=(-1.)*K)*1.5
KK=(UF-US)/DELUS
CALCULATION OF LOW FREQUENCY CV CURVE ONLY
DO 30 M=1,KK
INDX1=M
US=US+DELUS
Z=US/ABS(US)
CC=Z*(SINH(US-UF)+SINH(UF))*CD
CCC=SQRT(2.)*(COSH(US-UF)+US*SINH(UF)-COSH(UF))
CS=CC/CCC
CLF=1./((1.+CO/CS)
QS1=-2.*7.62913E-16*Z*K*TEMP/LD
QS2=SQRT(.5*(COSH(US-UF)+US*SINH(UF)-COSH(UF))
QS=QS1*QS2
PHIS=US/VT
VG=PHIS-(QS/CO)

```



```

35 WRITE(6,35) VG,CLF,PHIS
   FORMAT(9X,F6.2,9X,F10.5,50X,F6.3)
   X1(INDX1)=VG
30 Y1(INDX1)=CLF
   CONTINUE
   US=UF-DELUS

```

CALCULATION OF LOW AND HIGH FREQUENCY CV CURVES TOGETHER

```

AA=0.
LL=UF/DELUS
DO 10 J=1,LL
  INDX1=KK+J
  INDX2=J
  XDX=0.0
18 US=US+DELUS

```

CALCULATION OF EFFECTIVE DEPLETION LAYER WIDTH BY GAUSSIAN QUADRATURE

```

INTEGRATION
DO 45 I=1,N
  R(I)=.5*(B(J)-AA)*T(I)+.5*(B(J)+AA)
  IF(K-2) 21,24,24
21 G(I)=EXP(R(I))-1.
  GC TO 25
24 G(I)=1.-EXP(-R(I))
25 C(I)=COSH(R(I)-UF)
  D(I)=R(I)*SINH(UF)-COSH(UF)
  F(I)=G(I)/SQRT(2.*(C(I)+D(I)))
  XD(J)=A(I)*F(I)+XDX
  XDX=XD(J)

```

```

45 CONTINUE
  XD(J)=(B(J)-AA)*LD*XDX/2.
  XDY=XD(J)

```

```

CSC=8.85415E-12*KS/XDY
CHF=1./((1.+CO/CSC)
CC=Z*(SINH(US-UF)+SINH(UF))*CD
CCC=SQRT(2.*(COSH(US-UF)+US*SINH(UF)-COSH(UF)))
CS=CC/CCC
CLF=1./((1.+CO/CS)
QS1=-2.*7.62913E-16*Z*KS*TEMP/LD
QS2=SQRT(.5*(COSH(US-UF)+US*SINH(UF)-COSH(UF)))
QS=QS1*QS2
PHIS=US/VT

```

```

VG=PHIS-(QS/CS)
DC=1./((SQRT(1.+1.105E14*ABS(VG)*KINS**2/(8KC*KS*DD**2)))
STORE=ABS(VG)*CO*(CHF-DC)/1.602E-15
WRITE(6,80)VG,CLF,CHF,XDY,PHIS,DC,STORE
80 FORMAT(9X,F6.2,9X,F10.5,10X,F10.5,10X,F10.5,10X,F10.5,9X,E
  110.5)
  X1(INDX1)=VG

```



```

Y1(INDX1)=CLF
X2(INDX2)=VG
Y2(INDX2)=CHF
Y3(INDX2)=DC
10 CONTINUE
DELU=((-1.)*K)*1.0
US=2.*UF-DELU
DO 60 M=1,11
  INDX1=KK+LL+M
  INDX2=LL+M
  XDX=0.0
  US=US+DELU
B(M)=US

```

CALCULATION OF EFFECTIVE DEPLETION LAYER WIDTH BY GAUSSIAN QUADRATURE
INTEGRATION

```

DO 50 I=1,N
  R(I)=.5*(B(M)-AA)*T(I)+.5*(B(M)+AA)
  IF(K-2)26,27,27

```

```

26 G(I)=EXP(R(I))-1.

```

```

27 G(I)=1.-EXP(-R(I))
28 C(I)=COSH(R(I))-UF
  D(I)=R(I)*SINH(UF)-COSH(UF)
  F(I)=G(I)/SORT(2.*(C(I)+D(I)))
  XD(M)=A(I)*F(I)+XDX
  XDX=XD(M)

```

```

50 CONTINUE
XD(M)=(B(M)-AA)*LD*XDX/2.

```

```

XDY=XD(M)
CSC=8.85415E-12*KS/XDY

```

```

CHF=1./(1.+CO/CSC)
CC=Z*(SINH(US-UF)+SINH(UF))*CD
CCC=SORT(2.*(COSH(US-UF)+US*SINH(UF)-COSH(UF)))
CS=CC/CCC

```

```

CLF=1./(1.+CO/CS)
QS1=-2.*7.62913E-16*Z*KS*TEMP/LD
QS2=SORT(.5*(COSH(US-UF)+US*SINH(UF)-COSH(UF)))
QS=QS1*QS2

```

```

PHIS=US/VT
VG=PHIS-(QS/CO)
DC=1./(SORT(1.+1.105E14*ABS(VG)*KINS**2/(BKC*KS*DD**2)))
STORE=ABS(VG)*CO*(CHF-DC)/1.602E-15

```

```

X1(INDX1)=VG
Y1(INDX1)=CLF
X2(INDX2)=VG
Y2(INDX2)=CHF
Y3(INDX2)=DC
IF(M-1)57,58,57

```



```

57 WRITE(6,42) VG,CLF,CHF,XDY,PHIS,DC,STORE
42 FORMAT(9X,F6.2,9X,F10.5,10X,F10.5,11X,E10.4,9X,F6.3,10X,F10.5,9X,E
110.5)
GO TO 60
58 WRITE(6,41) VG,CLF,CHF,XDY,PHIS,DC,STORE
41 FORMAT(9X,F6.2,9X,F10.5,10X,F10.5,11X,E10.4,9X,F6.3,1X,1HT8X,F10.5
1,9X,E10.5)
60 CONTINUE
CALL DRAW(INDX1,X1,Y1,1,0,LABL1,TITLE,1,0,0,0,3,0,2,9,6,1,LAST)
CALL DRAW(INDX2,X2,Y2,2,0,LABL2,TITLE,1,0,0,0,3,0,2,9,6,1,LAST)
CALL DRAW(INDX2,X2,Y3,3,0,LABL3,TITLE,1,0,0,0,3,0,2,9,6,1,LAST)
12 CONTINUE
100 CONTINUE
END

```


BIBLIOGRAPHY

1. Amelio, G. F., Bertram, W. J., Tompsett, M. F., "Charge-Coupled Imaging Devices: Design Considerations," IEEE Transactions on Electron Devices, V. Ed-18, no. 11, p. 986-996, November 1971.
2. Amelio, G. F., Tompsett, M. F., and Smith, G. E., "Experimental Verification of the Charge Coupled Device Concept," Bell System Technical Journal, V. 49, no. 4, p. 593-600, April 1970.
3. Barbe, D. F., Noise and Distortion Considerations in Charge-Coupled Devices, Naval Research Laboratory, 6 March 1972.
4. Boyle, W. S., and Smith, G. E., "Charge-coupled devices - a new approach to M-I-S device structures," IEEE Spectrum, p. 18-27, July 1971.
5. Grove, A. S., and others, "Investigation of Thermally Oxidized Silicon Surfaces Using Metal-Oxide-Semiconductor Structures," Solid State Electronics, V. 8, p. 145-163, February 1965.
6. Grove, A. S., and others, "Simple Physical Model for the Space-Charge Capacitance of Metal-Oxide-Semiconductor Structures," Journal of Applied Physics, V. 35, no. 8, p. 2458-2460, August 1964.
7. Hall, R., and White, J. P., "Surface Capacity of Oxide Coated Semiconductors," Solid State Electronics, V. 8, p. 211-226, July 1964.
8. Heiman, F. P., "On the Determination of Minority Carrier Lifetime from the Transient Response of an M-I-S Capacitor," IEEE Transactions on Electron Devices, V. Ed-14, no. 11, p. 781-784, November 1967.
9. Hofstein, S. R., "Minority Carrier Lifetime Determination from Inversion Layer Transient Response," IEEE Transactions on Electron Devices, V. Ed-14, no. 11, p. 785-786, November 1967.
10. Lowan, A. N., and Blanch, G., "Tables of Planck's Radiation and Photon Functions," Journal of the Optical Society of America,
11. Melngailis, I., and Harmon, T. C., Semiconductors and Semimetals, V. 5, p. 111-174, Academic Press, 1970.

12. Moll, J. L., Physics of Semiconductors, McGraw-Hill, 1964.
13. Nill, K. W., Calawa, A. R., and Harmon, T. C., "Laser Emission from Metal-Semiconductor Barriers on PbTe and Pb₈Sn₂Te," Applied Physics Letters, V. 16, no. 10, p. 375-377, 15 May 1970.
14. Westinghouse Solid State Technology Laboratory Technical Memorandum SSTL-70-1, Characterization of the Metal-Insulator-Semiconductor (M-I-S) System with Capacitance-Voltage (CV) and Capacitance-Time (C-T) Measurements, by F. C. Blaha, I. A. Mack, and M. H. White.
15. Sze, S. M., Physics of Semiconductor Devices, Wiley, 1969.
16. Tasch, A. F., Chapman, R. A., and Breazeale, B. H., "Field-Effect Measurements on the HgCdTe Surface," Journal of Applied Physics, V. 44, no. 10, p. 4202-4204, September 1970.
17. Tompsett, M. F., "Charge Transfer Devices," Journal of Vacuum Science Technology, V. 9, no. 4, p. 1166-1181, July-August 1972.
18. Tompsett, M. F., and others, "Charge-Coupled Imaging Devices: Experimental Results," IEEE Transactions on Electron Devices, V. Ed-18, no. 11, p. 992-996, November 1971.
19. Waxman, A., and Warfield, G., "Tunneling in M-I-S Structures," Solid State Electronics, V. 10, p. 1165-1198, May 1967.
20. Wolfe, R., ed., Applied Solid State Science, V. 1, p. 154-238, Academic Press, 1969.
21. Zaininger, K. H., "Automatic Display of M-I-S Capacitance Versus Bias Characteristics," RCA Review, p. 341-359, September 1966.
22. Zaininger, K. H., and Heiman, F. P., "The C-V Technique as an Analytical Tool," Solid State Technology, V. 13:5-6, May-June 1970.

INITIAL DISTRIBUTION LIST

	No. Copies
1. Defense Documentation Center Cameron Station Alexandria, Virginia 22314	2
2. Library, Code 0212 Naval Postgraduate School Monterey, California 93940	2
3. Assoc. Professor T. F. Tao, Code 52Tv Départment of Electrical Engineering Naval Postgraduate School Monterey, California 93940	5
4. ENS Alan Jeffrey Doshier, USN 1910 Ruddell Denton, Texas 76201	1

DOCUMENT CONTROL DATA - R & D

(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)

1. ORIGINATING ACTIVITY (Corporate author) Naval Postgraduate School Monterey, California 93940		2a. REPORT SECURITY CLASSIFICATION	
		2b. GROUP	
3. REPORT TITLE Feasibility Study of $Pb_{1-x}Sn_xTe$ Charge Coupled Devices for Infrared Imaging Applications			
4. DESCRIPTIVE NOTES (Type of report and, inclusive dates) Master's Thesis; March 1973			
5. AUTHOR(S) (First name, middle initial, last name) Alan Jeffrey Doshier			
6. REPORT DATE March 1973		7a. TOTAL NO. OF PAGES 86	7b. NO. OF REFS 22
6a. CONTRACT OR GRANT NO.		9a. ORIGINATOR'S REPORT NUMBER(S)	
b. PROJECT NO.			
c.		9b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report)	
d.			
10. DISTRIBUTION STATEMENT Approved for public release; distribution unlimited			
11. SUPPLEMENTARY NOTES		12. SPONSORING MILITARY ACTIVITY Naval Postgraduate School Monterey, California 93940	
13. ABSTRACT The purpose of this thesis is to examine the feasibility of narrow-gap semiconductor charged coupled devices for infrared imaging applications. The semiconductors considered are PbTe for a three to five micron imager and $Pb_{0.76}Sn_{0.24}Te$ for an eight to 12 micron imager, both operated at a temperature of 85°K. Theoretical calculations of signal current and storage time are made based on the metal-insulator-semiconductor theory developed for silicon M-I-S devices. For a 0.1°K temperature resolution of a 300°K scene, signal currents are 4.8×10^{-6} A/cm ² for PbTe and 3.2×10^{-2} A/cm ² for $Pb_{0.76}Sn_{0.24}Te$ at a clocking frequency of 1 MHz. Storage times of 5.7×10^{-5} seconds for PbTe and 1.27×10^{-6} seconds for $Pb_{0.76}Sn_{0.24}Te$ are calculated using a minority life-time of 10^{-7} seconds. Therefore, clocking frequencies higher than 1 MHz are recommended. Experimental studies of $Pb_{1-x}Sn_xTe$ M-I-S were made which demonstrated that accumulation, depletion, and inversion layers can be controlled by gate voltage, following the general behavior of silicon M-I-S devices. A PbTe CCD infrared imager seems feasible. Feasibility of $Pb_{0.76}Sn_{0.24}Te$ CCD's will require significant improvement in material and fabrication technology to increase storage time and reduce dark current.			

14

KEY WORDS

LINK A

LINK B

LINK C

ROLE

WT

ROLE

WT

ROLE

WT

Charge Coupled Devices
 Narrow-gap Semiconductors
 Infrared Imaging
 Metal-Insulator-Semiconductor

143452

Thesis
D6625
c.1

Doshier

Feasibility study of
 $Pb_{1-x}Sn_x$ Te charge coup-
led devices for infra-
red imaging applications.

52

Thesis
D6625
c.1

Doshier

143452

Feasibility study of
 $Pb_{1-x}Sn_x$ Te charge coup-
led devices for infra-
red imaging application.

thesD6625

Feasibility study of $Pb_{(1-x)}Sn_xTe$ char



3 2768 001 00467 4

DUDLEY KNOX LIBRARY