


INTERACTIVE LOGIC LABORATORY

Robert Lee Johnson

NAVAL POSTGRADUATE SCHOOL

Monterey, California



THESIS

INTERACTIVE LOGIC LABORATORY

by

Robert Lee Johnson, Jr.

Thesis Advisor:

George A. Rahe

June 1972

Approved for public release; distribution unlimited.

INTERACTIVE LOGIC LABORATORY

by

Robert Lee Johnson, Jr.
Lieutenant, United States Navy
B.S., Naval Postgraduate School, 1971

Submitted in partial fulfillment of the
requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

ABSTRACT

This thesis documents an investigation into the use of a computer graphics terminal to demonstrate the basic concepts of logical design. The areas of computer-assisted instruction, computer graphics, and computer-aided design are reviewed prior to the discussion of the creation of the INTERACTIVE LOGIC LABORATORY. The program is implemented on the Adage Graphics Terminal - 10 (AGT-10) of the Naval Postgraduate School Computer Laboratory.

The main emphasis of the program discussion is on the degree of interaction achieved by the program and its possible use as a learning aid for students of basic logical design courses. A bipartite graph is used to depict the network topology of the logic circuit and the program is quite successful in the simulation of simple logic circuits.

TABLE OF CONTENTS

I.	INTRODUCTION (Interactive Logic Laboratory)-----	5
II.	BACKGROUND-----	8
A.	EDUCATIONAL AIDS-----	8
B.	SUMMARY OF PREVIOUS RESEARCH-----	9
1.	Computer-Aided Design-----	10
2.	Circuit Design Programs-----	12
3.	CIRCAL: On-Line Circuit Design-----	13
4.	Computer-Assisted Instruction-----	14
5.	Basic Logical Design-----	16
III.	PROGRAM IMPLEMENTATION-----	18
A.	COMPUTER SELECTION-----	18
B.	FLOW-OF-CONTROL-----	20
C.	DATA STRUCTURE-----	21
D.	MAIN PROGRAM ROUTINES-----	24
1.	Define Mode-----	25
2.	Connect Mode-----	27
3.	Analysis Mode-----	28
a.	Circuit Analysis-----	29
b.	User Input-----	33
c.	Circuit Response-----	34
IV.	PROGRAM EVALUATION-----	38
A.	SAMPLE TERMINAL SESSION-----	38
B.	RESULTS-----	44
C.	EXTENSIONS-----	45
D.	RECOMMENDATIONS AND CONCLUSIONS-----	46

APPENDIX A-----	47
COMPUTER PROGRAM-----	50
LIST OF REFERENCES-----	124
INITIAL DISTRIBUTION LIST-----	126
FORM DD 1473-----	127

I. INTRODUCTION

The value of laboratory work has long been recognized in the physical sciences. This most important adjunct to the learning process has both the demonstrative power of presenting classroom concepts in a real-world setting as well as allowing the student to learn by doing. The experience gained by actual experimentation in the laboratory serves the dual purpose of aiding the learning process and preparing the student for more rigorous research in later work.

If Alfred North Whitehead's triad of learning -- a stage of romance, a state of precision, a stage of generalization [ref. 1] - is accepted, the value of the laboratory becomes particularly evident. Thought-provoking demonstrations, quite easily presented in the laboratory environment, aid immensely in arousing student interest in a topic. The ability for precise analysis can be developed by student experimentation. Thus leading to a lesser reliance on previously learned specifics, a better understanding of the fundamental concept and the ability to extrapolate to its implication.

The value of laboratory experience is also well appreciated in the computer sciences as evidenced by the huge investment institutions of higher learning have made in computer facilities, both for actual research and student experimentation. For instance, a dual-processor IBM Model 360-67 is installed at the Naval Postgraduate School and this facility is utilized for both administrative work as well as extensive student and faculty research. Another computer facility implemented at the school is a hybrid computer comprised of an XDS-9300 processor

interfaced with a Comcor CI-5000 analog computer and two Adage (AGT-10) Graphics terminals.

It is impossible for a student at the Naval Postgraduate School to complete any of the various courses of study without some degree of exposure to one of these computation facilities. Yet, none of these computer installations is currently adapted for demonstration and experimentation in one of the most basic areas of computer science - logical design. Various logic demonstrators have been marketed, in fact the Comcor CI-5000 has the capability of being used as a logic demonstrator. However, the use of this analog computer for demonstration of basic logic design concepts has not been explored due to the high cost associated with this implementation.

The lack of adequate laboratory facilities in a basic logical design course has been apparent to several of the members of the faculty at the Naval Postgraduate School. Various approaches to the problem have been tried. One professor assigned work on the CDC-160 which involved using that machine's bit manipulative capabilities, both logical and arithmetic, to simulate the various logical operations discussed in class. A more extensive effort to implement a meaningful laboratory environment for basic logical design consisted of a computer program written for the IBM-360 which performed detailed digital machine simulation at the bit-handling level through control unit level. This program [ref. 2] was designed to provide the student with an operating model of the digital computer capable of both demonstrating computer operations and allowing realistic experiments in logical design.

While the program was a significant improvement over any previous laboratory capability, it still was lacking in one important respect -- the simulation of a hardware - oriented subject was done using software.

The published article recognized "The need for an early course introducing the digital computer as a hardware system." [2] Yet student programming ability in a higher level language was presupposed as a requirement for use of the digital machine simulation program.

With this background it was desired to use existing facilities at the Naval Postgraduate School to investigate the implementation of a meaningful instructional vehicle for presenting the basic concepts of logical design which did not require student programming ability in a higher-level language. The criteria by which the effectiveness of the implementation would be measured were:

- 1) The ability of the program to clearly demonstrate, in familiar terms, the basic concepts of logical design.
- 2) The ability of the program to allow for student experimentation.
- 3) Ability of the program to be utilized by a large number of students with minimal instruction and minimal interference with other computer users.

Thus the problem consisted of investigating the various requirements of such a program, determining a suitable set of equipment for implementation, and finally creating such a program to demonstrate the feasibility of the concept. The intent of this thesis was not to actually implement the program at the classroom level, but to investigate the construction of such a program in sufficient depth to allow subsequent extension of the concepts considered in the thesis to a general classroom implementation.

II. BACKGROUND

A. EDUCATIONAL AIDS

Many different educational aids have been developed and marketed over the past few years. The teaching aids committee of The American Society for Engineering Education (ASEE) was established to review and recommend various educational aids to institutions of higher learning. In doing so, they established definitions of various types of educational aids which were considered pertinent to this study. In particular, they subsumed the general term "educational aid" into the more comprehensive categories of teaching aids, learning aids and training aids.

Of special importance to this project was the ASEE definition of a learning aid as "a device that helps in the understanding of a fundamental of engineering or science and which creates within the student a desire to pose and solve a problem by an application of the fundamental involved."

Of the three categories defined, the committee stressed most heavily the importance of learning aids in the educational process, stating in part:

"The old adage, 'Experience is the best teacher' might be rephrased thus, 'Experience is the best way to learn.' All of the experimental evidence from educational psychology tends to substantiate this concept... student participation, either purely mental or a combination of physical and mental, is the key to successful efficient learning."

Hence in the construction of the proposed educational aid, it was mandatory that it permit direct student experience in the actual design

of computer logic circuits. This would most profitably be done within a framework that would enable the student to construct a logic circuit in familiar form using standard symbology. Further experience would be obtained by allowing student control of the inputs to the constructed circuit and observation of the responses of the circuit to these inputs. The major emphasis being on student control of variables and analysis of results.

B. SUMMARY OF PREVIOUS RESEARCH

The above requirements posed by an investigation of the basic considerations in the design of an effective educational aid when considered together with the requirement for clarity and ease of use indicated a graphical approach to the problem. The expression, "One picture is worth a thousand words" has been used (almost too) extensively to characterize the value of graphical display, but nonetheless underscores the impact of this means of presenting information. Additionally, the requirements for student interaction with and control of the learning aid strongly suggested that it could best be constructed by using a digital computer with graphical input and output capability. The computer would be programmed to accept and display student inputs, perform analysis on these inputs, and display the results of the student's circuit design efforts.

Hence the fields of computer graphics in general and computer-aided design in particular were investigated as a prelude to construction of the program. The term, "computer graphics," has been defined [ref. 3] as that set of computer techniques and applications wherein data is either presented or accepted by a computer in graphical form. "Computer-aided design" (CAD) as the name implies, specifies the use of a

computer as an assistant in the design of some entity. While computer graphics is a general enough term to encompass all computer systems using graphical display, computer-aided design usually implies a significant degree of man-computer interaction in the symbiotic relationship perceived by Licklider [ref. 4]. The designer specifies his ideas to the computer in graphical form, uses the computer's significant computational ability to perform some analysis of the design, possibly modifying the design for re-analysis. While the purpose of the proposed program did not include its specific use as a design aid for actually fabricating logic circuits, it was felt that the computer-aided design approach would be most successful in exposing the student to design concepts as applied to logic circuits.

1. Computer-Aided Design (CAD)

Early research in the field of computer-aided design centered at the Massachusetts Institute of Technology. Professor Steven A. Coons of the mechanical engineering department at that institution published a paper in the early 1960's outlining the requirements for a computer-aided design (CAD) system [ref. 5]. The paper traced CAD development from its genesis in the Automatic Programmed Tool System to the level of sophistication displayed by Sutherland's SKETCHPAD [ref. 6].

In examination of the design process itself, Coons saw "a few engineers performing highly creative tasks at the beginning, coupled with a very large number of draftsmen and technicians, who perform relatively uncreative tasks over a fairly long period of time." [5] He further envisioned that this process could be vastly improved by using a computer with a graphical capability to accept, interpret, and remember shape descriptive information. Additionally, the computer system

must have the ability to perform the mathematical analysis necessary to evaluate the design with respect to predetermined objectives.

In support of his vision of improvement in the design process by computer, Coons enumerated several CAD system benefits:

- 1) Emphasis on interaction and inter-communication between design users.
- 2) Dynamic display of time-varying systems.
- 3) Use of more accurate mathematical models, allowed by increased computational power.
- 4) Exponential design rate, with subelements of design saved by computer.
- 5) Use of the same basic structure by different design disciplines.

No discussion of computer graphics or computer-aided design would be complete without reference to the pioneering work of I. E. Sutherland, also at MIT. The SKETCHPAD system [6] was the first to demonstrate the effective use of an interactive display console to accept inputs and display outputs in graphical form and control the sequence of program execution. Sutherland's program was built around a powerful data structure which allowed for representation of display elements, labeling of various parts of the display with alphanumerics, and representation of display topology. Analysis was accomplished in the program by the use of mathematical conditions (called "constraints,") on parts of the drawing. The addition of design constraints as well as geometrical constraints gave SKETCHPAD a significant design capability, although at the time of publication, Sutherland's program had not demonstrated the ability to design electrical circuits.

2. Circuit Design Programs

The view of the nature of the problem as a logic circuit design task indicated a review of extant computer programs constructed for this purpose. Some examples of user-oriented circuit analysis programs reviewed were Electronic Circuit Analysis Program (ECAP) [ref. 7] and Continuous Systems Modeling Program (CSMP) [ref. 8] both IBM circuit analysis applications. Also investigated were Automated Engineering Design of Networks (AEDNET) [ref. 9] and Circuit Analysis (CIRCAL) [ref. 10] by J. Katzenelson and M. L. Dertouzos respectively of MIT. Of most pertinence to the construction of the logic demonstrator was Dertouzos's paper, "Introduction to On-Line Circuit Design." [ref. 11].

In this paper, Dertouzos characterized on-line circuit design as a design dialog with short interaction delays. He further listed various requirements which must be met if the implementation of a circuit design program is to be truly interactive. These include:

- 1) An editing requirement to accomplish inputting of information such as network description, element description, variable values, etc.
- 2) An output requirement to convert computer generated information into a form suitable for transmission to the user.
- 3) A definitional requirement to enable users to build sub-elements of a circuit design to be used in later more complex circuits.
- 4) An informational requirement to provide the system with necessary control information to execute the program.
- 5) A diagnostic requirement to enable the user to discover mistakes in his use of the program or design.

In reference 11, Dertouzos also discussed in detail the internal structure of on-line programs for circuit design emphasizing the need for storing of information and insuring proper information flow between various program segments. The importance of a comprehensive data structure capable of representing the topology of the network was presented along with the benefits of such a data structure. These include:

- 1) Efficient use of storage.
- 2) Efficient application of algorithms.
- 3) Use of operators which are independent of the size and structure of stored information.
- 4) Efficient representation and processing of recursive constructs.

The analysis portion of a typical on-line circuit design program was considered in light of the requirements for interaction, such as premature termination of the analysis by the designer or changes in the course of the analysis designated by the designer. The nature of the on-line approach to circuit design was shown to be an adaptive type of process as opposed to one with predetermined structure.

3. Circal: An On-Line Circuit Design Program

The above requirements for a circuit design program were met in the CIRCAL program implemented at MIT by Dertouzos [10]. Several facets of the program applied directly to the development of the proposed logical design program. The program itself had three distinct versions (CIRCAL-0, CIRCAL-1, CIRCAL-2), each capable of handling an increasingly complex electrical network. The program operated on-line on a modified IBM 7094 under the Project MAC system using either graphical or teletype modes. Of special interest were the use of a grid mesh, superimposed on

the display, with the restriction that circuit elements could lie only on the grid intersections. Connection of individual circuit elements was done using analysis of typewritten commands.

In consideration of the interactional requirements listed above, the program was structured into three main segments. These were:

- 1) A DEFINE mode for circuit elements and waveforms.
- 2) An INPUT/EDIT mode for forming or changing network connections and specifying element values.
- 3) A TEST/OUTPUT mode for observing response of the designed circuit to the specified inputs.

Consideration was given to the importance of the data structure and analysis methods in the overall effectiveness of the system. Also of importance was the observation that "the 'input/edit' and 'define' functions of any on-line circuit design system are in principle independent of the methods used for network analysis." [10].

4. Computer-Assisted Instruction (CAI)

In view of the didactic nature of the proposed program, an investigation of the field of computer-assisted instruction was deemed appropriate. Computer-assisted instruction evolved from the concept of programmed instruction first articulated by S. L. Pressey at Ohio State University in the 1920's. This learner-centered method of instruction presents new information to the student in the form of incremental steps with constant review and testing to reinforce learning. The method did not earn general acceptance until the need for reinforcement in learning was underscored by the research of B. F. Skinner at Harvard University in the middle 1950's. [ref. 12].

G. M. and L. C. Silvern [ref. 13] listed the criteria governing programmed instruction which are now generally accepted as:

- 1) Instruction is provided without the presence of a human instructor.
- 2) The learner progresses at his own rate (conventional group instruction, films, television and other fixed-format media do not satisfy this criterion.)
- 3) Instruction is presented in small incremental steps requiring frequent response by the learner.
- 4) There is a participative, overt interaction or two-way communication between learner and instructional program.
- 5) Learner receives immediate feedback informing him of his progress.
- 6) Reinforcement is used to strengthen learning.

Although the methods of programmed instruction were unusually well suited for computer implementation, their appearance before the general availability of computers to educational institutions lead to initial textual implementation. The original structure of a programmed instructional text was essentially linear in nature. The student was presented an increment of information then tested on the concept involved. If the student responded incorrectly, he was given a simplified and expanded version of the same information and allowed to proceed. More advanced programmed instruction methods soon developed with a branching structure capable of allowing brighter students to progress at a faster rate and tailoring the remedial information to the mistaken response given.

Computer-assisted instruction then implies the implementation of programmed instructional concepts on a digital computer. The interaction, feedback, and reinforcement specified above make an interactive graphical approach especially well suited to computer-assisted instruction.

5. Basic Logical Design

By far, the oldest area of interest to the proposed project was that of logical design. In 1854 George Boole, an English mathematician, published his classic book: An Investigation of the Laws of Thought on Which Are Founded the Mathematical Theory of Logic and Probabilities. Proceeding from his basic investigation of classical logic, Boole derived a "logical algebra" which today bears his name.

The ability of boolean algebra to adequately describe the behavior of relay switching circuits was first recognized by C. W. Shannon, also of MIT. In his Masters Thesis: "A Symbolic Analysis of Relay and Switching Circuits," [ref. 14] Shannon showed that any circuit consisting of combinations of switches and relays could be represented by a set of mathematical expressions. He further showed that these expressions were exactly equivalent to the algebra derived by Boole in the field of symbolic logic. Thus boolean algebra finds much application in the design of digital computer systems composed of storage elements and their associated circuitry for switching from one state to another.

Boolean algebra differs from ordinary algebra in some fundamental ways. As in ordinary algebra, letters are used as terms in boolean expressions but their meaning is different. Boolean variables can take on only two distinct values (usually represented by the binary numbers 0 and 1). Thus boolean variables are useful for depicting the existence

or non-existence of a given condition, such as a switch being open or closed or a statement being true or false. Boolean functions may be formed by using a number of different operators. However, all of these operators are derivable from sets of primitive boolean operators. One commonly known set consists of intersection (AND), union (OR), and negation (NOT).

At the basic level taught in an introductory course, logical design involves the use of boolean primitives to describe information flow in a digital computer. Additionally, since a digital computer is a finite state machine, information storage requirements must be considered. Temporary storage (registers) or permanent storage (core) is accomplished in a computer by some type of bi-stable device. For design applications, register storage is usually of most interest and is accomplished by means of a flip-flop (bi-stable multivibrator).

Implicit in the assumption of a binary storage element is the ability for this element to be able to change state. Hence the value of Shannon's thesis is the ability to describe the conditions necessary for the switching of element states in boolean terms. The types of flip-flops thought to be of most application in a basic logical design course were the clear-set flip-flop, clear-set-trigger flip-flop and J-K flip-flop. State diagrams for these various flip-flops as well as truth-table representations of the boolean primitives AND and OR are found in the Appendix.

III. PROGRAM IMPLEMENTATION

A. COMPUTER SELECTION

With the above background information reviewed and under the assumption that an interactive learning aid for the design of basic computer circuits would be of value in the instruction of Naval Postgraduate School students, the actual construction of the program began. Of primary concern was the selection of the computer installation upon which to implement the program. Prior statements emphasizing the need for interaction and graphical display inherent in the problem narrowed the choice to the Xerox Data Systems 9300/Adage Graphics Terminal - 10 (AGT-10) system in the Naval Postgraduate School Computer Laboratory. It was felt that in achieving "minimal interference with other computer users", the logic design program would be best implemented on the AGT-10 system using this system's "stand alone" capability.

The main consideration in the selection of this computer facility was the significant ability of the Adage Graphics terminal to be programmed for an interactive instructional application. The graphical display capability of this equipment, coupled with the interfaced user communication devices provided an ideal research vehicle for this computer graphics task. However, this is not proposed as a cost-effective way to build a learning aid.

A large, fast processor (XDS 9300) capable of accepting higher level language programs, tied to a separate smaller computer (AGT-10) responsible for the graphical display was a concept used in many of the circuit design implementations cited above. However, in view of the

program's proposed use as a learning aid, it was felt the increased availability of the program to potential users offered by "stand alone" implementation would be of value in earning student acceptance of the program.

The "stand alone" capability of the AGT-10 is available by virtue of the fact that the Adage graphics unit has its own processor. The graphics facility provided by the AGT-10 system is comprised of a high speed, high precision vector generator with cathode ray tube (CRT) display [ref. 15]. The CRT has a 12 by 12 inch display area, with a smaller area of high resolution. A stroke-type character generator is also available for CRT display of alphanumerics. The graphics console of the AGT system has additional devices incorporated which facilitate graphical communication with the user. Devices of special interest to this program were the function switch box, light pen and alphanumeric keyboard.

The DPR-2 Digital PRocessor associated with the Adage Graphics Terminal system is a general purpose digital computer with extensive transfer logic and addressing capabilities. The processor has a 30 bit word length, memory cycle time of two microseconds and 8 K memory size. Additional random-access memory is provided by the DMS-2 Disk Memory Subsystem.

The main software support for the AGT-10 system is the Adage Extendable Program Translator (ADEPT). ADEPT is an open-ended string substitution macro translator capable of producing relocatable machine language code. Two passes of the source language (ATEXT) are made to allow unlimited forward references to symbolic addresses. Other features of the ADEPT translator are:

- 1) Automatic definition of location symbols.
- 2) Parameter assignment statements.
- 3) Macro nesting capability.
- 4) Conditional translator capability.
- 5) Definite and indefinite repeat statements.

A unique feature of ADEPT allows definition of "action operators" in addition to those already present in the ADEPT translator; thus allowing the programmer to extend the language to his own needs.

B. FLOW - OF - CONTROL

Preliminary to the actual coding of the program in the ADEPT language, a consideration of overall program flow of control and data structure was undertaken. It was decided to divide the program into three main modes (as in CIRCAL). These were DEFINE, CONNECT, and ANALYZE. Student specification of the circuit, selection of analysis, and observation of circuit response to specified input values would be accomplished within this main framework. In addition, a brief instructional mode would be provided within which the student would be shown necessary information to operate the program. A more expanded instructional mode would display various basic logic circuits with inputs specified and outputs displayed with instructive comments. Program flow of control would allow the student to specify various inputs to a particular circuit and observe its response, change the circuit structure by addition or deletion of circuit elements, or change the interconnection of these elements. The instructional modes would be capable of selection from any point in the program and were intended to be comprehensive enough to allow the student to operate the program without any additional instruction.

C. DATA STRUCTURE

Of upmost concern at the outset was the selection of a data structure which was sufficiently powerful to represent the display structure and topological structure of a logic circuit, yet was capable of straight-forward implementation at the relatively low programming level of the ADEPT language. In most of the circuit analysis programs reviewed, the data structure used was some type of ring structure, involving a complex system of pointers. The complete ring structure requires having pointers from each data item to the preceeding and following item. Unlike a list, the structure is closed by also having pointers between the first and last data items. The inherent advantages of this type of structure are ease in searching for data items and the ability to represent multidimensional concepts wherein one data item is a member of more than one ring. Connectivity relations, set membership, and terminal node identifications are especially well represented in this manner. This concept was implemented by Sutherland in his "generic" data structure which grouped elements of the drawing by common properties [6].

While the ring data structure has these circuits representation benefits, it also creates implementation problems in an assembly level language such as ADEPT. In order to handle the more sophisticated structure, many primitive operations on the structure itself must be programmed at the machine level whereas this is not a requirement if a higher level language is used [ref. 16].

Much recent work in the area of computer data structures has proceeded from the basic foundations of graph theory. Robin Williams [ref. 17] has shown the advantages of the graph theory approach to preserve the relationships and logical associations that exist among data

items in a computer program. One such approach involves the use of a bipartite graph. The bipartite graph consisting of two distinct types of vertices (in this case inputs and outputs) is especially well suited for representation of logic circuits. This graph has been defined [ref. 18] as one whose vertices can be partitioned into two disjoint sets in such a way that every edge has its first end point in one set of vertices and the other end point in the remaining vertex set.




FIGURE 1
A Bipartite Graph

The circuit representation advantage offered by this approach to the data structure is that each gate may be considered as the intersection of two distinct types of pointers. Thus, the circuit is completely represented at each element by a set of pointers for inputs and one for outputs.




FIGURE 2

Graph Theory and Data Structure
Representation of an Arbitrary Circuit Element

Another benefit of this method of representing circuits is that it does not pose a limit on the number of inputs or outputs which may be connected to any specific gate.




FIGURE 3

AND Gate with n Inputs

It was decided to use the bipartite graph method of circuit representation in the computer program. However, the problem of depicting this structure at the ADEPT level remained. Thus an older means of representing data structure was implemented involving establishment of table structures in contiguous areas of memory. Since the number of circuit nodes the program was designed to handle was limited, these tables could be made a fixed length. Pointer structure was implemented

at the table level in that the head item in a data table pointed to the last item and vice versa, but internal pointers within each table were not present. These were represented by the contiguity of the table. The pointers representing the edges of the bipartite graph were placed in these tables as were the X,Y coordinates representing circuit element location.

This model of the topology of the circuit consisting of direct access data sets in fixed length blocks has several benefits. It is extremely economic in its use of storage, data access time is short and the capacity of the tables can be easily increased. An additional benefit brought to light by this implementation is that display tables can be "preloaded" with display control instructions. This is especially important in the display of character information for establishing size, brightness, and italics control information.

D. MAIN PROGRAM ROUTINES

The INTERACTIVE LOGIC LABORATORY is composed of five distinct ADEPT programs designed to accomplish the objectives discussed above. The separate relocatable versions of these programs are linked together at execution time along with system routines FIN (for checking function switches) and AMRMX (for teletype interface). The five programs are hierarchically related as follows: The main program called LIL is responsible for displaying all of the user-entered and program-generated information. LIL calls four subordinate routines: LOGMM, CONCT, ANALR and INTRO based on the output of the user's light pen. LIL enables this instrument for "hits" on the text words DEFINE, CONNECT, ANALYZE and INTRODUCTION and branches to the appropriate subprogram. Thus, LIL is also responsible for the overall flow of control as specified by the user.

1. Define Mode

The ADEPT program LOGMM accomplishes the circuit element definition objective. LOGMM creates the display of the logic circuit by allowing the user to draw AND gates, OR gates, inverters and flip-flops on a 5 by 5 grid displayed on the CRT. (Only the intersections of the grid which represent possible circuit node locations are drawn as dots). A "menu" of available circuit elements is displayed at the bottom of the presentation and each menu item is labeled with the appropriate function switch which will cause a copy of that element to be drawn.




FIGURE 4
"Menu" Display

Actual circuit construction is accomplished by the user with the light pen. This instrument is used to select the dot where the circuit element is desired. Selection is indicated by the appearance of a square cursor around the dot. Depressing one of the appropriately labeled function switches chosen from the menu causes an instance of that circuit element to be entered into the programs display table called TBLO.




FIGURE 5

Entering Circuit Elements in DEFINE Mode

X and Y display coordinates are entered into the display table along with types of gate in the following format:

bit	131415	2627 29
0	X display coordinate (15 bits)	Y display coordinate (12 bits) type (3 bits)

FIGURE 6

TBLO Table Entry

The top entry in the TBLO Table is a pointer to the last entry in the table. The end-of-list bit (abbreviated EOL above) is not used. The gate types are entered according to the following table:

000--not used
001--AND gate
010--OR gate
011--inverter
100--clear-set flip-flop
101--toggle flip-flop
110--J-K flip flop
111--not used

TABLE 1
Gate Types Entered in TBLO

Removal of a circuit element is accomplished by selecting an existing element with the light pen (a similar cursor indication notifies user of selection). This is accomplished by removing the erased entry from the TBLO table and moving all subsequent TBLO entries up one location. The pointer to the last entry is adjusted to point to the new last entry in the table. Upon exit the program returns to the main display mode.

2. Connect Mode

The program CONCT establishes the topological structure of the circuit. Its major function is to build the display table for the connecting lines between circuit elements previously entered in the DEFINE mode. Function switches are implemented in this mode for moving the cursor and for drawing lines to represent the circuit connections. The created lines are entered into a display data set called DATA1 and refreshed continually. Additional function switches allow the user to select any point on the screen to which he has previously moved the cursor. The points may be selected in the ordered entered (select forward) or in reverse order (select backward). This feature aids the user in "hooking" a line for subsequent erasure from the data set or in positioning the cursor exactly on a point previously moved to or drawn.

Terminal connections of the circuit are drawn in the usual schematic manner. Data entered in DATA1 table is of the same format as the normal 30-bit Adage display word.

bit	1415			29
0	X display coordinate (14 bits)	E O L	Y display coordinate (14 bits)	M / D

FIGURE 7

DATA1 Table Entry

The end-of-list bit (EOL) is present to one in all table entries. The remaining bits in the DATA1 table are zeroed. When the user enters a "move" or "draw" command via the function switches in the CONNECT mode the display coordinates of the cursor are stored in the next DATA1 entry. The EOL bit is cleared and the move-draw bit (abbreviated M/D above) is set if the command was a "draw". When this information is displayed, the presence of an end-of-list bit following the last DATA1 entry is assured. The DATA1 data set thus is drawn as one contiguous set of display commands.

3. Analysis Mode

The program ANALR performs analysis of the drawn circuit in two ways. Upon entering ANALR for the first time, the display tables of circuit elements created in the DEFINE mode and circuit connections entered in CONNECT are examined to determine the topology of the network.

This is accomplished by creating a bipartite graph with circuit element inputs and outputs considered as the vertices of the graph and pointers representing edges. The results of this analysis are stored in

other memory tables to be used subsequently in calculating circuit response to specified inputs.

a. Circuit Analysis

The topological analysis rests on this assumption: Any circuit element (or terminal node) which is connected to another element will have a line (or lines) representing this connection in the data set created in CONCT.

Thus, the first analysis task is to determine the end points of the connections entered. This is done by searching the DATA1 table for an instance of a "move" entry. The assumption is made that this "move" entry indicates the user is about to draw a sequence of lines representing a circuit connection. The significance of the "move" entry is that the X,Y position of the "move" will be the location of the initial point of the connection. Hence the X,Y position identified as a "move" is placed into a table called RAWBK. The succeeding DATA1 entries are searched until the next "move" entry is found indicating a new connection sequence has begun. The X,Y position of the immediately preceding entry in the table is then recorded as the termination of the connection established by the original "move". This X,Y position is then entered into the next position in the RAWBK table. The above process continues until the entire DATA1 table has been searched. Special care is exercised to ensure that extraneous moves inadvertently entered by the user, or erased entries do not affect the extraction of topologically correct line end points.

DATA1	bit 0	bit 14	bit 29	RAWBK	bit 0	bit 14	bit 29
display X1	0	display Y1	0	display X1	0	display Y1	0
" X2	0	" Y2	1	display X4	0	display Y4	1
" X3	0	" Y3	1	display X5	0	display Y5	0
display X4	0	display Y4	1	display Xn	0	display Yn	1
display X5	0	display Y5	0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
.	0	.	1				
.	0	.	1				
.	0	.	1				
display Xn	0	display Yn	1				
0 0 0 0		0 0 0 0					
0 0 0 0		0 0 0 0					

FIGURE 8

Relationship of DATA1 and RAWBK Data Tables

The format of the entries in the RAWBK table is exactly the same as that of DATA1. The difference is that the RAWBK table contains only those entries in DATA1 which represent the end points of connections. Thus the RAWBK table is a compression of the topological information contained in the DATA1 display table.

Once the RAWBK table has been built, the basic information required for topological analysis of the circuit is present. The actual construction of the bipartite graph begins by establishing a circuit scanning loop. In this loop, each column of the grid is searched proceeding from the left to the right side of the CRT. This is done assigning an X coordinate value to the variable "level" which will be greater than any X value of a circuit termination point connected to a circuit element in that column of the grid. However, the "level" value is less than the X value of an entry in the next grid column.

All termination points entered in RAWBK which have X values to the left of this level will be mapped into one of three tables. If the display coordinates of a termination point fall within the limits

which allow a point to be connected to a gate, a determination is made whether this point should be considered as an input or output to this element. This decision is based on the side of the gate to which the point is connected. If a RAWBK entry falls within the X,Y constraints and is an input, a corresponding entry is made in the BAND (Basic ANalysis Data) table. Outputs are similarly entered into the BANDO (Basic ANalysis Data, Outputs).

bit	0	6	12	15	18	29
	X value (6 bits)	Y value (6 bits)	type (3 bits)	*	pointer to RAWBK (12 bits)	

FIGURE 9

BAND Table Entry

bit	0	3	15	21	26	29
	*	pointer to RAWBK (12 bits)	X value (6 bits)	Y value (6 bits)	type (3 bits)	

FIGURE 10

BANDO Table Entry

The field labeled * above represents a three bit value corresponding to the height of this input (or output) on the gate. This information must be extracted for use in the analysis of sequential elements.

Any RAWBK entry whose X value is to the left of the level value but does not map into a circuit element is placed in the unresolved (URD) table. (Note that all circuit inputs and outputs will generate an URD entry as one of the end points of each of these lines is not connected to a gate). The form of the unresolved data (URD) table is the same as that of RAWBK: An X,Y display coordinate value. The coordinates entered into Inputs/Outputs table (BAND/BANDO) are compressed to allow room in

the word for the gate type and connection pointer determined by this phase of ANALR. The X,Y coordinate values entered are the two most significant (Octal) digits of the display coordinate of the circuit element entries in the TBLO table. This was done because the X,Y values of the defined entries in TBLO are fixed by grid position whereas the RAWBK X (and Y) entries can vary significantly depending on the width (or height) of the circuit element. Four digits representing X,Y position together with one digit representing the type of gate are thus extracted from the TBLO entry and packed into one half word of the Inputs/Outputs table. The pointer half word contains the RAWBK address of the other end point of this connection. To make explicit the bipartite graph implication of the pointer, a BAND entry has its pointer in the lower half word (telling where this input goes) and BANDO entry pointers are in the upper half word (telling where this output comes from).

In addition to the URD (Unresolved) table, which contains the display coordinates of inputs and outputs in a full 30 bit word, the unresolved entries in RAWBK are used to create another table called "UnResolved Inputs/outputs" (URI). Each entry in the URI table consists of two pointers. The pointer in the top half word designates the display coordinates of this unresolved entry (i.e. a pointer into the URD table). The lower half word is a pointer to the memory location in the ANSW (answers) table reserved for the actual binary value of the input (or output) which will be specified (or calculated) later in the program. This table is required to enable user specified inputs to be placed into the proper ANSW (answer) location. Complete topological analysis is thus attained by repeating the above procedure for each grid column.

bit	0	15	29
	display coordinate (pointer to RAWBK) (15 bits)		answer location (pointer to ANSW) (15 bits)

FIGURE 11

URI Table Entry

b. User Input

The entire connection analysis outlined above is transparent to the user. After its completion, ANALR (Analysis Program) automatically enters a specification phase. Two additional kinds of information are needed before circuit response can be calculated. The first of these is the labeling of terminal nodes of the circuit with up to 3 alphanumeric characters to enable a logic equation representing the circuit to be constructed. Once nodes have been labeled, actual binary inputs are accepted for each input preparatory to calculating circuit response. The node labeling phase is especially important because this is where the user will be notified of an improper circuit connection if one exists. Any entry (not a circuit input or output) which was not properly connected by CONCT will be pointed out for labeling. Hence, if the program asks for a label where the user can see that one is not required, the circuit must be re-connected.

The user is allowed to label the circuit with up to three alphanumeric characters at each circuit input and output. These characters are accepted and processed by ANALR (Analysis Program) and converted into display form for subsequent drawing on the cathode ray tube by LIL (main display mode). In order to do this, a foreground/background type of operation is set up between LIL and ANALR which allows

the continual display of already entered circuit information while waiting for teletype inputs of alphanumerics for subsequent display. The binary values input to the circuit are then accepted and processed in a similar manner. All character display information is stored in one of two tables: CTAB for label display data and NTAB for value display data. The structure of each of the tables is exactly the same.

bit	0	7	1415	2122	29	
	size (7 bits)	AN1 (7 bits)	E O L	AN2 (7 bits)	AN3 (7 bits)	E O L

FIGURE 12

CTAB/NTAB Table Entry

The abbreviation AN above is for Alphanumeric character field, capable of storing one ASCII (American Standard Code for Information Interchange) code display character.

c. Circuit Response

The response of the circuit to specified inputs is then determined. Another table called ANSW is reserved in memory for holding the binary numbers input, and output values at any point in the circuit. Data representing both is indexed into this table by the last two digits of the RAWBK pointer in the corresponding BAND or BANDO entry, thus guaranteeing a unique storage address for each input and output value.



bit	0	14	15	21	29
NOT USED		U N D	NOT USED		binary value (9 bits)

FIGURE 13

ANSW Table Entry

Another table reserved in memory is FFDT (Flip-Flop Data Table). This table is actually built upon exit from the DEFINE mode. One entry is made in this table for each flip-flop entered in DEFINE. The format of the entries is the same as the standard Adage display word: A 14 bit display X value, a 14 bit display Y value and end-of-list bits in bits 14 and 29 of the display word. The EOL bit in bit position 14 is used as an undefined flag (as in ANSW above). The EOL at bit position 29 contains the current state of the flip-flop: (set-1, reset-0). The undefined flag will be set when the state of the flip-flop cannot be calculated from current inputs.

Actual response calculation is done using a memory stack. The STACK is loaded from the top down with the binary values from ANSW which represent the inputs to the gate being simulated. A subroutine call is made to one of six subroutines to simulate the response of the circuit element to these inputs. The subroutine call is based on the gate type [Table 1].

The subroutine operates on all the stack values and places the binary result on top of the stack. Upon return to the main analysis program, this value is stored into the appropriate memory location in ANSW (answers). If the circuit element being simulated is a flip-flop some additional work must be done. Before the call to the appropriate

simulation subroutine the last state of the flip-flop must be obtained from the FFDT (Flip-Flop Data Table). This is stored at the location STACK-1 and is used to calculate the response of the flip-flop to the current input based on the last state. Upon return from the subroutine the current state of the flip-flop is entered into the appropriate FFDT location.

Circuit response calculation is carried out from left to right according to the following algorithm.

- 1) Locate the first (or next) circuit element in the BAND table.
- 2) Find the binary value in ANSW (specified by this BAND entry) and load this value into the stack.
- 3) Find all other inputs to this gate in BAND and load their values into the stack.
- 4) Calculate response of this gate by a jump to the appropriate subroutine as specified by type of gate.
- 5) Locate each instance of this gate in the output (BANDO) table and stuff the calculated value into the ANSW address specified by this entry.
- 6) If this is the last circuit element stop, if not go to step 1.

Once the response of the complete circuit has been calculated, the answers must be displayed to the user. This is done by converting the binary value in each location in ANSW corresponding to a circuit output into display form and entering it into the number display table.

After displaying the results of the calculation ANALR returns to the "INPUT VALUES" mode to allow the circuit to be tested with other input values. A new circuit may be constructed (or the current one modified) by leaving the analysis mode via the "MODE EXIT" function switch.

IV. PROGRAM EVALUATION

A. SAMPLE TERMINAL SESSION

The following computer session is documented as an example of the abilities of the program to design logic circuits. The objective of the session was to design a half-adder according to the logic expression $\bar{A} \cdot B + A \cdot \bar{B}$, the exclusive-or representation of a half-adder circuit. All of the following photographs were taken from the CRT. Upon program initiation the main display mode was entered resulting in the following display:



FIGURE 14

Initial Command Presentation

Selection of INTRODUCTION would display to the user a comprehensive explanation of the program and how to use it.

In this example case the DEFINE mode was selected with the light pen and the basic circuit elements of the half-adder were entered. It was desired to design the half-adder according to the above mentioned exclusive-or representation, hence two inverters, two AND gates and an OR gate were entered as shown by the following display in the DEFINE mode:




FIGURE 15

DEFINE Mode Display

After exiting the DEFINE mode (which created the above display) via the function switches the CONNECT mode was selected from the command menu of the main display mode. Connections were then established by moving the cursor with the appropriate function switches. A typical CONNECT view is shown in the following scope photograph:




FIGURE 16

CONNECT Mode Display

The circuit was then completely connected and ANALYZE was selected after exit from the CONNECT mode to the main display mode. Initial selection of this mode causes the program to extract the topological information contained in the circuit and build the appropriate tables as discussed above. The following display signifies to the user that the program is ready for labeling of the circuit terminals and the subsequent specification of binary input values:




FIGURE 17

ANALYSIS Mode--Alphanumeric Input Phase




FIGURE 18

ANALYSIS Mode--Numeric Input Phase

As previously mentioned any circuit element whose connection is not properly specified upon initial entry into this phase of the program will be pointed out for labeling. When the labeling process is completed the program automatically enters the response calculation mode, wherein the user's binary teletype inputs are accepted and processed for each circuit input. The appropriate routines are called to simulate the circuit and the result of the response calculation is converted into display form and is shown for this particular circuit in the following picture:




FIGURE 19

ANALYSIS Mode--Display of Response

At this point the user can go back to the main program via "mode exit" function switch or can retest the circuit with new binary inputs by depressing function switch five ("reset"). This function switch will cause the program to return to the "INPUT VALUES" display shown previously.

The following sequence of CRT photographs shows the response of a set-toggle-reset flip-flop to various binary inputs. The flip-flop is reset initially as indicated by the zero value displayed at its output terminals.




FIGURE 20

Flip-Flop Analysis(1)

A pulse applied to the set terminal causes the flip-flop to change to the "set" state (Lower left flip-flop). Two subsequent toggle inputs change the flip-flop's value appropriately (Middle and upper right flip-flops).

Two subsequent toggle inputs change the flip-flop's value appropriately (Middle and upper right flip-flops).




FIGURE 21

Flip-Flop Analysis(2)

A reset pulse clears the flip-flop to zero (Lower left flip-flop).

Finally the flip-flop's response to an illegal combination of inputs is shown.

B. RESULTS

At the current stage of program development the INTERACTIVE LOGIC LABORATORY has demonstrated significant ability to enable the user to create and analyze basic logic circuits. The program has not yet been used by beginning students in logical design. However, several features of the implementation should allow its eventual use as an adjunct to the classroom instruction received in the "Logical Design of Digital Computers" course (CS-3200) taught at the Naval Postgraduate School.

- 1) Although no generally accepted set of symbols exists for representing logic elements, the symbols used are universally identifiable since the specified operation is shown in the logic display symbol.
- 2) The sequential elements (flip-flops) are not standard symbols, but are quite recognizably presented.
- 3) The degree of student control achieved by the implementation allows the student to proceed at his own rate in the design of basic logic circuits.
- 4) The level of description of the INTRODUCTION mode is sufficiently comprehensive to allow most students to use the program with no assistance. Additionally, the fact that this mode does not have to be selected and only part of the instructions may be reviewed does not subject the student to tedious repetition of instructions as he gains proficiency in the use of the program.



Implementation of sequential circuits has met with less success.

At the current stage of development the INTERACTIVE LOGIC LABORATORY can not be used for the design of sequential circuits. However, individual flip-flops are simulated correctly thus allowing the student to observe the response of individual elements to various inputs.

C. EXTENSIONS

Two basic inadequacies exist in the program. First of all, the bipartite graph representation does not allow any feedback loops to be present in the circuit. Since this is not an uncommon occurrence in logic circuits, the program should be modified to allow the output from a circuit element to be delayed and re-input to the same element. Secondly, the program as currently implemented does not allow for recursive constructs, hence only circuits that will fit on the 5 by 5 grid may be constructed. It is felt that the bipartite data structure is general enough to handle larger circuits, wherein a previously analyzed circuit is reduced to be considered as another primitive element.

Another area where extension of the current program is required is in the saving of a user's circuit design efforts and hard copy output. The saving of circuits could be done by punching out the display tables on paper tape. Then at a subsequent computer session the DATA1 and TBLO tables could be read into the teletype unit allowing the user to continue where he previously stopped. Hard copy output which is intelligible to the user is harder to obtain with the AGT-10, but the cheaper graphics terminals required for more general implementation of this program have provisions for hard copy output.

D. RECOMMENDATIONS AND CONCLUSIONS

It is felt that INTERACTIVE LOGIC LABORATORY has shown the feasibility of using a computer graphics terminal to demonstrate the basic concepts of logical design. One of the severe drawbacks associated with this particular implementation is the high cost of the Adage Graphics Terminal. While this could be justified by the research intent of this program, any extension of the concepts of this program into general classroom use will necessitate a lower cost graphics terminal.

Currently available storage tube graphics terminals meet these cost requirements. A classroom installation composed of individual cathode ray tubes for each student tied to a central computer capable of responding to all users in a time-shared mode would be ideal for the implementation of this logic demonstrator. Such a classroom computer installation is now available and the implementation of the INTERACTIVE LOGIC LABORATORY on this equipment would indeed provide a meaningful laboratory for experimentation in basic logical design.

APPENDIX A

Truth Table for 3-input gates			AND	OR
A	B	C	A.B.C	A+B+C
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table for clear-set flip-flop

SET	RESET	INITIAL STATE	FINAL STATE
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	? (undefined)
1	1	1	? (undefined)

APPENDIX A (continued)

Truth Table for clear-set-toggle flip-flop

SET	TOGGLE	RESET	INITIAL STATE	FINAL STATE
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	?
0	1	1	1	?
1	0	0	0	1
1	0	0	1	1
1	0	1	0	?
1	0	1	1	?
1	1	0	0	?
1	1	0	1	?
1	1	1	0	?
1	1	1	1	?

APPENDIX A (continued)

Truth Table of J-K flip-flop

J	K	INITIAL STATE	FINAL STATE
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

EXPUNGE
TITLE LOGMM
ENTRY STAR,DADD,TBL0,FCLER,DORD,DINV0,FLG1,ADDD,T1,TCNT,RETUR,EPFL,txt
ENTRY DUNN,FFT0,FFSD,FFKD,FFDT

[THIS PROGRAM IMPLEMENTS THE DEFINE MODE
ENTRY STAR,DADD,TBL0,FCLER,DORD,DINV0,FLG1,ADDD,T1,TCNT,RETUR,EPFL,txt
ENTRY DUNN,FFT0,FFSD,FFKD,FFDT

MACRO1 P(A1,A2,A3,A4,A5)
A1JBJK + A2JB + A5JBJK + A3JBJK + A4JB + 0
ENDM

STAR:

N9GP SAVAR .
ARM0 ARX0'F CCLEAR SOME FLAGS
ARM0 CFLG
ARM0 \$ANFLG
ARM0 \$DF1FG
MDAR'N FSET
MDAE C1
ARM0 FS
MD10 SAVG [2D NORMAL, SCOPE AND FC ON
MDAR'F FCLER LOAD CLOCK PIVOT
ARM0 77755
MDAR'F EBLFR
ARM0 77757
MDAR'F LPHAN
ARM0 77760
MDAR'F TBL0 SKIP TABLE INITIAL IF
ARAR'A'L, 77777 THIS IS FIRST ENTRY
JPLS •+3
MDAR'F TBL0 .
ARM0 TBL0 [CONTENT OF TOP ENTRY IN
MDAR'F ETBL0 CTBL0 PAINTS TO LAST
ARM0 ETBL0 USED ENTRY
MDAR'F ETBL0 LAST TABLE ENTRY
SAVAR .
JUMP .
THANG WAIT FOR F/C TICK


```

N9OP      SAVDR    LFLG
ARMED    MDAR     -1000JH
MDAR    SAVDR    E0LER
JUMP    E0LER    N99P

FCLER:
ARMED   MD10'A'1L;
MDAR    MDAR    X
MDAR    MDAR    X
MDAR    JPLS
JUMP    JPSR
JUPE:
MDAR    JPAN
MDAR    MDAR
MDAS    JPAN
MDAR    ARYD
MDAR    MDAR  F
ARMED   ARMD
ARX0  F
ARMED   MD10'B'1L;
MDAR    JNEP
MDAR    MDAR
MDAS    JNEP
MDAR    ARYD
MDAR    MDAR
MDAS    ARMD
MDAR    ARX0  F
ARMED   FCL1:
MD10'B'1L;
MDAR    JNEP
MDAR    MDAR
MDAS    JNEP
MDAR    ARYD
MDAR    MDAR
MDAS    ARMD
MDAR    ARX0  F
ARMED   RETUR
MD10'B'1L;
MDAR    JNEP
MDAR    MDAR
MDAS    JNEP
MDAR    ARYD
MDAR    MDAR
MDAS    ARMD
MDAR    ARX0  F
ARMED   FCNT
1000JH
SAVDR
FCLER
RETUR:
MD10'B'1L;
MDAR    JNEP
MDAR    MDAR
MDAS    JNEP
MDAR    ARYD
MDAR    MDAR
MDAS    ARMD
MDAR    ARX0  F
ARMED   SAVDR
LFLG
•+2
JUMP   MD10'A'1L;
MDAR    MDAR
MDAS    MDAE  N
FCNT

```



```

DD      JUMP T0 DOT DRAW IF TABLE EMPTY
GCNT   GET NEXT ADDRESS IN TABLE
TBL9   LOAD CONTENTS OF TBL9 PLUS GCNT
GCNT
T1      LOAD ALL BUT ID BITS
MDAR!X
MDAR!F
MDAE
ARM'D
MDAR!I
MDAR!A
MDAE'N
JPAN
MDAE'N
JPAN
MDAE'N
JPAN
MDAE'N
JPAN
MDAE'N
JPAN
MDAE'N
JPAN
MDAR!X
MDAR!I
MDAR!A
ARM'D
JPSR
ARXE!F
ARM'D
JUMP
MDAR!X
MDAE
ARM'D
MDAR!I
MDAR!A
ARM'D
JPSR
ARXE!F
ARM'D
GCNT
TBL9
GCNT
T1      LOAD CONTENTS OF TBL9 PLUS GCNT
C3      MASK ALL BUT ID BITS
C1      PICK PROPER SUBROUTINE
ADDP
C1
BRP
C1
INVP
C1
FFT1
C1
FFS2
C1
FFK3
FLG1
T1
C2
DADD
DRW
FLG1
RETUR+2
FLG1
C1
FLG1
T1
C2
DORD
DRW
FLG1
RESET FLG1
SET FLG1 T0 2
SET FLG1 T0 2
CLR DATA
FLG1

```

52

CLR:

INVP:

JUMP MDAR'X
MDAE ARM
MDAR'I
MDAR'A
ARM
JPSR ARX@'F
ARM
JUMP MDAR'X
MDAE ARM
MDAR'I
MDAR'A
ARM
JPSR ARX@'F
ARM
JUMP MDAR'X
MDAE ARM
MDAR'I
MDAR'A
ARM
JPSR ARX@'F
ARM
JUMP MDAR'X
MDAE ARM
MDAR'I
MDAR'A
ARM
JPSR ARX@'F
ARM
JUMP MDAR'X
MDAE ARM

RETUR+2
FLG1
C4
FLG1
T1
C2
DINV
DRW

SET FLG1 T@ 3
INV DATA

FLG1
RETUR+2
FLG1
C6
FLG1
T1
C2
FFT
DRW

SET FLG1 FOR FFT
FFT DATA

FLG1
RETUR+2
FLG1
C6
FLG1
T1
C2
FFSD
DRW

SET FLG1 FOR FFS
FFFS DATA

FLG1
RETUR+2
FLG1
C4
FLG1
T1
C2
FFFS
DRW

SET FLG1 FOR FFK
FFK DATA

MDAR! I
 ARMD
 JPSR
 ARXB! F
 ARMD
 JUMP
 ARXB! F
 ARMD
 JPSR
 MDAR
 ARMD
 MDAR! X
 JPSR
 MDAR
 JPLS
 JUMP
 MDAR! X
 MDAR
 ARMD
 JPSR
 MDAR

T1
 C2
 FFKD
 DRW
 FLG1
 RETURN+2
 GCNT
 DTDRW
 D1
 DAOD
 FLG1
 DRW
 LFLG
 •+2
 JUMP
 FLG1
 D2
 DORD
 DRW
 LFLG
 •-2
 JPLS
 D3
 DINVD
 DRW
 LFLG
 •+2
 JPLS
 FLG1
 D4
 FFTD
 DRW
 LFLG

DD:
 [FFK DATA
 [RESET GET COUNTER TO 0
 [DRAW DOTS
 DM:
 THIS SECTION DRAWS
 [THE MENU.
 FLG1
 DTDRW
 D1
 DAOD
 FLG1
 DRW
 LFLG
 •-2
 JPLS
 FLG1
 D2
 DORD
 DRW
 LFLG
 •+2
 JPLS
 FLG1
 D3
 DINVD
 DRW
 LFLG
 •+2
 JPLS
 FLG1
 D4
 FFTD
 DRW
 LFLG

CONTINUE MENU DRAW	
JPLS	•+2
JUMP	•-2
MDAR'X	FLG1
MDAR	D5
ARND	FFSD
JPSR	DRW
MDAR	LFLG
JPLS	•+2
JUMP	•-2
MDAR'X	FLG1
MDAR	D6
ARND	FFKD
JPSR	DRW
MDAR	LFLG
JPLS	•+2
JUMP	•-2
ARXE'F	FLG1
ARM'D	ARXE'F
ARM'D	LFLG
MD10'A'L;	17777JH
MD1C'A'L;	77763
MDAR'F	TXT-1
ARM'D	77735
MDAR'F	TEOLR
ARM'D	77736
MD1C'@'L;	10
MDAR	LFLG
JPLS	•+2
JUMP	•-2
MD1C'A'L;	77763
MDAR	XFLG
JPAN	•+2
JUPP	•+2
JPSR	INDRA
MD10'@'L;	1000JH
INDRA:	

JUMP ¹¹	MDAR	SAVDR	RETUR
N9OP	ARM'D	SAVTX	
MDIC'A'L;	-10	-10	
MD10'0'L;	60000H	60000H	
MDAR'X	LFLG	LFLG	
MDAR	SAVTX	SAVTX	
JUMP ¹¹	TEELR	TEELR	
N9OP:			
LPHAN:			
ARYD	SAVE ^a	TURN 9FF LP	
MD10'A'L;	-20JH	LOAD DXDY POSIT BEING DRAWN INTO AR	
MDAR'I	77756	MASK ALL BUT LAST BIT-M/D BIT	
MDAR'A	C1	JUMP IF DRAW BIT SET	
JPLS	*+7		
MDAR	77756		
MDAE'N	C1		
ARYD	C5		
MDARI ¹¹	DXDY		
ARYD	*+3		
JUMP	77756		
MDARI ¹¹	DXDY		
ARYD	SCALD		
MDARI ^H	DXDY		
MPYU			
N9OP			
MDAR'A	AA1		
ARYD	TEM		
MDAR'H	SCALD		
MPYL	DXDY		
N9OP			
ARRS			
N9OP			
MDAR'A	A2		
MDAE	TEM		
MDAE	DET'D		

ARND
 MD10'8'L
 MDAR
 ARND
 MDAR
 JUMP¹¹
 O
 ATBL:
 ZF:
 ADDD:
 ENDR
 JUMP
 ARND
 MDAR
 JPAN
 MDAR
 MDIR
 MDAR
 ARND
 JPSR
 MDAR
 MDIR
 JUMP
 ARND
 MDAR
 JPAN
 MDAR
 MDIR
 MDAR
 ARND

DXDY
 20JH
 FS
 XFLG
 SAV9
 LPHAN
 CNCT
 ADDD
 GRR
 INV
 ERAS
 FFT
 FFS
 FFK
 10.
 LNULL

TABLE OF DEFINE FNS
 CFNS-2
 CFNS-3
 CFNS-4
 CFNS-5
 CFNS-6
 CFNS-7
 CFNS-8
 CFNS-1 IS MODE EXIT

CFOLLOWING ROUTINES PICK
 CF THE PROPER BITS VALUE
 CFER TYPE GF GATE

* SAV9
 XFLG
 •+3
 SAVE
 ADDD
 C1
 BTS
 C9MBI
 SAVE
 ADDD

GRR:
 * SAV9
 XFLG
 •+3
 SAV9
 GRR
 C4
 BTS

ROUTINES (C9NTD.) PICK

COMBI
SAVE
BRR

JUMP : • SAVE
MDAR XFLG
MDIR •+3
JPNAN SAVG
MDAR INV
MDAR C6
ARMD BTS
MDAR C64B!
JPSR SAVE
MDIR INV

JUMP : • SAVG
MDAR XFLG
MDIR •+3
JPNAN SAVG
MDAR FFT
MDIR C6
MDAE C1
ARMD BTS
JPSR C64B!
MDAR SAVG
MDIR FFT
JUMP : • SAVG
MDAR XFLG
MDIR •+3
JPNAN SAVE
MDAR FFS
MDAE C6
ARMD C4
JPSR BTS
C64B!

INV : JUMP : ARM
MDAR MDIR
MDIR ARMD
MDAR JPNAN
MDIR MDIR
MDAR JPSR
MDIR MDAE
MDAE ARM
JPSR MDAR
MDIR MDIR
MDIR JUMP
FFT : ARM
MDAR MDIR
JPNAN MDIR
MDIR MDAE
MDAE ARM
JPSR

FFS :

ROUTINES TO PICK BITS CONTINUED


```

MDAR'X      ZZZ      INDEX ZZZ T0 NEXT TBL0 ENTRY
MDAR'I      ZZZ      LOAD CONTENTS OF ZZZ T0 AR
MDAR'A      C2       CMASK ID BITS
MDX9        DXDYE   AND COMPARE WITH DXDYE
JPLS        ••9.    . . . . .

ARAR'F'H    JPLS    •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

TCNT        TCNT   •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

TCNT        C1      •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

XFLG        XFLG   •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

SAVS        SAVS   •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

ERAS        ERAS   •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

ZZZ         ZZZ    •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

T1          T1      •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

T1          T1      •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

CFLG        CFLG   •-11.   [CHECK IF LAST ENTRY IN TBL0,
                           CIF NOT JUMP AHEAD
                           •+14.   TBL0
                           C1      [IF LAST ENTRY
                           TBL0   DECREMENT TBL0 PMINTER AND
                           TCNT  [TCNT COUNTER
                           C1      . . .
                           •+2    . . .
                           •+2    . . .

CNCT        CNCT   •-11.   [THIS ROUTINE SETS THE
                           EXIT FLAG
                           •-22.   . . .
                           . . .
                           . . .

CFLG        CFLG   •-11.   [ADDS TYPE OF GATE
                           INTO LOWER DIGITS OF
                           TABLE
                           •-22.   . . .
                           . . .

SAVX        SAVX   •-11.   [THIS ROUTINE SETS THE
                           EXIT FLAG
                           •-22.   . . .
                           . . .

TBL0        TBL0   •-11.   [ADDS TYPE OF GATE
                           INTO LOWER DIGITS OF
                           TABLE
                           •-22.   . . .
                           . . .

C931:      C931:  . . .

```


ERASE, CONTINUED

MDAR'A
MDAE
ARM'D'I
MDAR'X
MDAR
MDAE
MDX0
JPLS
JUMP
MDAR
ARM'D
MDAR
MDIR
N9EP
ARM'D
MD06
MD11
MDAR'A
ARM'D
MD07
MDAR'L
MD05
ARM'D
ARX0'F
ARM'D
MD05
MDAR
JUMP'I
N9EP
ARM'D
MD11
MD06
ARX0'F
ARM'D

C2
BTS
TBL9
TCVT
TBL6
C1
ETBL0
•+2
EOF
C4
XF LG
SAVX
COMBI

INDRW:

DXDY
INT
SCLS
DXDY
C2
SQR
SQR
SGR
77756
LFLG
SQR
ASAV
INDRW

DRA:

ASAV
SCAL
INT
LFLG

THIS ROUTINE DRAWS THE BASIC SQUARE

THIS ROUTINE DRAWS THE PROPER GATE SET SCALE SET INTENSITY

FTE:
 DTDRW:
 MDAR ARM
 JUMP 'I
 N9GP EXIT
 MD06 ARND
 ARX6 'F
 ARND
 MD11
 MD07
 MD10 '9 'L
 MDAR 'L
 MD05
 ARND
 MD05
 MDAR
 JPLS
 JUMP
 MD10 'A 'L;
 MDAR
 JUMP 'I
 N9GP
 MDAR
 ARND
 MD10 'A 'L;
 LPAN:
 EEP:
 [CONSTANTS AND DATA]
 SAVAR:0
 FSET:2
 C1:1
 FS:0
 SAYG:61400JH
 DYDY:7057600000
 ASAV:0
 LFLG:1
 SAVDR:0
 FCNT:0

DTEMP FFDT BUILT
 FFDT EXIT
 DRAW THE GRID DOTS
 SET INTENSITY
 LFLG TURN OFF IMAGE DONE FLG
 SCALD SET SCALE
 DOTD
 20JH TURN ON LP
 DOTD START THE DRAWING
 77756 DRAW THE DOTS
 DOTD LFLG
 •+2
 •-2
 -20JH
 ASAV
 DTDRW
 C1
 EEPFL
 =1000JH
 THIS PROGRAM EXIT IS NOT
 USED.

CONSTANTS AND VARIABLES, CNTD

ARSAV:0
SCAL:07770JH
INT:14000
C2:7777677770
TCNT:0
GCNT:0
FLG1:0
T1:0
C3:7
C4:2
EOPFL:0
SAV3:0
SCLS:14000JH
D1:6277661776
D2:6677661776
D3:7367661776
C5:0
XFLG:2
SCLS:14000JH
SAVTX:0
D4:0400061776
EXIT:\$DDEF
CFLG:0
DUNN:0
SCALD:340000JH
AA1:77776JH
A2:77776
TEM:0
D5:1010061776
D6:1500061776
C6:3
BTS:0
DYRYE:0
ZZZ:0
ZZE:0
SAVX:0
ECNT:0

C26:32
MASK1:77777
TTEMPO:0
DTEMP:0
FFDT:

REPEAT
O
ENDR
O
REPEAT
O
ENDR
O

TBL0:
DATA:
ETBL0:
DATA:

[FLIP-FLOP DATA TABLE
15.
0
[GATE DISPLAY TABLE
26.
[DATA TO DRAW AND GATE
0000000000
000004000
0400002001
0400075777
0000073777
7377673777
7377604001
0000004001
0400000000
0600000001
0000000000
0000000001
0000100000
0000003400
6137616400
6137616401
7057616400
7057616401
0000016400
0000016401
0720016400
0720016401
1640016400

DATA:

[DATA TO DRAW THE DETS

[CONTINUE DOT DATA

16400016401
1640007200
1640007201
0720007200
0000007200
0000007201
7057607200
7057607201
6137607200
6137607201
6137600000
6137600001
7057600000
7057600001
0000000000
0000000001
0720000000
0720000001
1640000000
1640000001
16400070576
16400070577
0720070576
0720070577
0000070576
0000070577
7057670576
7057670577
6137670576
6137670577
6137661376
6137661377
7057661376
7057661377
0000061376

D0RD:	0000000000 00000004000 04000002001 04000075777 0000073777 7377673777 7577675777 7577602001 7377604001 0000004001 0400000000 0500000001 0100001000 0100076777 0200000000 0000000001 0000100000	[DATA TO DRAW OR GATE]
DINV0:	0000000000 7377604000 0400000001 0500000001 0400000000 7377673777 7377604001 7377600000 7177600001 0000010000 0000076777	[DATA TO DRAW INVERTER]

[INVERTER DATA C0NTD.

00500076777
77227676777
00500001000
77227601001
00001000000
00000000000
0100001000
0100076777
7677676777
7677601001
0100001001
00001000000
00000000000
0400004000
7377604001
7377673777
0400073777
0400004001
0400002300
0600002301
0400075476
0600075477
7377602300
7177602301
7377600000
7177600001
7377675476
7177675477
0000002000
7577602001
0000100000
0000000000
0400004000
7377604001

SQR:

FFT D:

[TOGGLE F-F DATA

[BASIC SQUARE DATA

FFSD:

[CLEAR-SET F-F DATA

[CLEAR-SET F-F DATA
[CONTINUED

7377673777
0400073777
0400004001
0400002300
0600002301
0400075476
06000075477
7377602300
7177602301
7377675476
7177675477
0200002000
7577602001
7577600001
020000001
02000075777
7577675777
0000100000
0000000000
0400004000
7377604001
7377673777
0400073777
0400004001
0400002300
0600002301
0400075476
0600075477
7377602300
7177602301
7377675476
7177675477
7677602000
7677675777
0200002000
0000000001

FFFD:

020007577

U-K F-F DATA CONTINUED

```

P((22,11,29•,13))
P((102•,106,123,55))
P((62,11,39•,106))
P((123,55,63,11))
P((52•,106,123,55))
P((64,11,72•,106))
P((123,55,66,11))
P((82•,106,123,55))
P((67,11,94•,106))
P((123,55,70,0))
P((13,100•,11,29•))
P((101,116,104,11))
P((40•,117,122,11))
P((52•,111,116,126))
P((11,72•,124,106))
P((106,11,82•,103))
P((123,106,106,11))
P((94•,112,113,106))
P((106,11,62•,106))
P((123,55,65,13))
P((94•,11,58•,23))
P((105,122,101,123))
P((105,0,0,1))

```

TXT

TEXT DATA FOR THE MENU

M005 = 25000JH
 M006 = 26000JH
 M007 = 27000JH
 M010 = 30000JH
 M011 = 31000JH

USER DEFINED COMMANDS

.....
LEGEND OF LEGMM (DEFINE MODE)

EXPUNGE TITIEN CONC

ETHICS PROGRAM IMPLEMENTS CONNECT

ENTRY CONCT, HDXY, HDXY1, DATA, DATA1, DATA2, C11, TEMP

CENT:

0

SVB

[FNS-16--SELECT VECTOR BKWD

CLEFT:

JUMP
MDAR
MDAE'N
ARM
MDIR

MOVE CURSOR LEFT

HDXY
DDX
HDXY
CLEFT

CRITE:

JUMP
MDAR
MDAE
ARM
MDIR

MOVE CURSOR RIGHT

HDXY
DDX
HDXY
CRITE

CUP:

JUMP
MDAR
MDAS
ARM
MDIR

MOVE CURSOR UP

HDXY
DDY
HDXY
CUP

CDWN:

JUMP
MDAR
MDAS'N
ARM
MDIR

MOVE CURSOR DOWN

HDXY
DDY
HDXY
CDWN

MVEC:

JUMP
MDAR
MDAR'A
ARM'D'X'1
MDAR'X
MDIR

SET MOVE VECTOR

HDXY
MASK1
TEMP
COUNT
MVEC

DVEC:

JUMP

SET DRAW VECTOR


```

MDAR
MDAR'A
MDAR'B
ARM'D
MDAR'X'I
MDIR
MDIR

S7:
    JUMP    MDAR'X
    JUMP    MDIR

CINIT:
    JUMP    MDAR
    JUMP    ARND
    JUMP    ARMD
    JUMP    MDAR'F
    JUMP    ARND
    JUMP    ARND
    JUMP    ARMD
    JUMP    MDAR'X'I
    JUMP    MDAR'X
    JUMP    MDIR

SVF:
    JUMP    MDAR'X'I
    JUMP    MDAR'A
    JUMP    ARND
    JUMP    ARMD
    JUMP    MDAR'X'I
    JUMP    ARND
    JUMP    MDAR
    JUMP    ARMD
    JUMP    MDIR

ERASV:
    JUMP    ARX@'F

HDXY
MASK1
MASK2
TEMP
COUNT
DVEC

S7:          [ TURN CURSOR OFF ]
    JUMP    0
    C1
    S7

CINIT:       [ TURN CURSOR ON
                ALSO SETS UP PRINTERS IN
                DATA1 TO INITIALIZE
                CONNECT TABLE
                •
                HDXY
                DATA1-1
                TEMP
                TEMP1
                TEMP2
                TEMP2
                SKIP
                CINIT

SVF:         [ SELECT VECTOR FORWARD
                •
                TEMP1
                MASK1
                DATA2+1
                HDXY
                TEMP2
                DATA2+2
                C2
                C11
                SVF

ERASV:       [ ERASE VECTOR
                •
                ARX@'F

```


ARM'D'1
MDAR'X
MDIR

TEMP2
C11
ERASV

SV8:

JUMP MDAR
MDAE
ARM'D
MDAR'1
MDAR'A
ARM'D
ARM'D
MDAR
MDAE
ARM'D
MDAR'1
ARM'D
MDAR
MDIR
MDIR
ENDCT:
JUMP ARM'D'8
MDIR
JUMP
MDIR
CNLL:

SVB:

JUMP TEMP1
D1
TEMP1
TEMP1
MASK1
DATA2+1
HDXY
TEMP2
D1
TEMP2
TEMP2
DATA2+2
C2
C11
SVB
SET THE EXIT FLAG
• ECFLG
ENDCT:
[DO-NOTHING ROUTINE
• CNULL

[CONSTANTS AND VARIABLES]

ECFLG:0
COUNT:1
HDXY:0
HDXY1:0
SAVEA:0
SCAL:37777JH

{CONSTANTS AND VARIABLES
[CONTINUED]

```
INT:20000
DDX:50JH
DDY:50
MASK1:7777677776
MASK2:0000000001
C1:1
C2:0
THETA:0
ASAV:0
TEMP:0
TEMP1:0
TEMP2:0
SAVE:0
C11:1
D1:-1
```

DATA: {DATA TO DRAW THE CURSOR

```
0050000000
7727600001
0000005000
0000077277
00C0000000
0000100000
```

DUMMY:
DATA1:

```
0000000000
0000000000
0000100000
00CC100000
0000100000
REPEAT
0000100000
ENDR
```

{TABLE OF CONNECTION LINES

60.

DATA2:

```
0000000000
0000000000
0000000000
00C0100000
```

{TABLE TO REDRAW THE
[SELECTED VECTOR

0000100000
0000100000

MD05=250000JH
MD10=300000JH
MD06=260000JH
MD07=270000JH
MD11=310000JH

[USER DEFINED INSTRUCTIONS

TERMINATE

[END OF CONCT (CONNECT MODE)

EXPUNGE

TITLE ANALR
 ENTRY ANAL,RAWTP,RBP,RAWRT,RAWBK
 ENTRY CANAL,RTCAL,LSRCH,TBSCH,CHKX,BANAL,UNRES,D9AGN
 ENTRY BAND,U RD,LEVEL,STUFF,STUF,AB9V,BANDS
 ENTRY TAEI,TAELR,TAZE,BKSTF,E9LPD,ENDTA,FULD
 ENTRY DT1P,NCTIE,BDTI,ENDCA,ANFLG,RIT
 ENTRY RESP0,COPB,NRSCH,NBSR1,NBSR2,CAMP,CUTP,OTSCH,SUNP
 ENTRY QPTR,NBAND,NBP,NBBBT,STACK,STKPT,STKB T, ID,SP,LNB P
 ENTRY SPNS,8TPTR,ANSW,BURD,CCNT,CHAR,CFLAG,URI,URIFT
 ENTRY BTURL,NEUTS,ANFNS,ANXIT,ANRST,XITFG,RSTFG,ANCHK
 ENTRY CMASK

ANAL:

N96P MD10'A'L,
 ARX0'F -1000JH
 ARMD XITFG
 ARMD RSTFG
 JPSR \$FIN
 ANFNS ANFNS
 XITFG
 \$DDEF
 RSTFG
 \$DR3 \$DR3
 MDAR
 JPN AN
 MDAR RIT
 JPN
 N96P
 MDAR
 JPLS
 JUMP
 MDX0'F
 JPLS
 MDARIX
 MDAR'L
 JUMP
 ARMD
 MDAR'F

ANCHK:

AN1:
 1
 AN2
 ANFLG
 ANFLG
 \$DDEF2
 \$WT1
 \$CTAB
 CLEA R EXIT AND RESET
 CFLAGS
 GO CHECK ANALR FNS
 SEE IF EXIT OR RESET
 GO TO MAIN DISPLAY MODE
 GO TO SET UP FOR NUMBS AGAIN
 CHECK-SEE IF ANALYSIS NEEDS
 CT9 BE DONE FOR FIRST TIME
 CTF SS RE-INITIALIZE TABLES
 CTF ANFLG=1 SET UP FOR
 ACCEPTING CHARACTERS AND
 INCREMENT ANFLG
 SET UP PIVETS IN AMRMX FOR
 TELETYPE INTERFACE


```

        [SET POINTER TO NEXT
        [CTAB ENTRY TO BE
        [FILLED

1ANI:   MASK1
        $CTAB
        CCNT
        CFLAG
        $ICHTY
        2

        $TTYC
        CMASK
        CHAR
        CFLAG
        2AN1
        1'2
        AN3
        $DDDEF2
        2'3
        AN4
        ANFLG
        $NTAB
        C1
        MASK1
        $NTAB
        CCNT
        CFLAG
        $DDDEF2
        3'4
        AN5
        $DDDEF2
        4'5
        AN6
        RESPE
        $DDDEF2
        5'6

        [SHOULD NOT GET HERE

2ANI:   MDAR'A
        ARMD
        ARMD
        ARMD
        JPSR
        MDR
        MDAR'A
        BRMD
        ARMD'@
        JUMP
        MDX@'F
        JPLS
        JUMP
        MDX@'F
        JPLS
        MDAR'X
        MDAR'F
        MDAE
        MDAR'A
        ARMD
        ARX@'F
        1AN3:
        ARMD
        ARMD
        JUMP
        MDX@'F
        JPLS
        JUMP
        MDX@'F
        JPLS
        JPSR
        JUMP
        MDX@'F
        JPLS
        1AN4:
        AN5:
        AN5:
        AN5:
        AN5:

```


CPTR T8 CURRENT ENTRY IN BAND 8 TABLE

LOAD BOTTOM OF TABLE

ARMED	ARMED	ARMED	ARMED
MNDARIX	MNDARIX	MNDARIX	MNDARIX
MDXS	MDXS	MDXS	MDXS
WPLS	WPLS	WPLS	WPLS
JUMP	JUMP	JUMP	JUMP
MNDARII	MNDARII	MNDARII	MNDARII
MDAEIN	MDAEIN	MDAEIN	MDAEIN
ARMED	ARMED	ARMED	ARMED
JUMP	JUMP	JUMP	JUMP

[A WORD CONTAINING X Y DIFF FM GATE

卷之三

```

OTFLG    CYIELDS ABS VAL OF X AND SETS OTFLG
        •-2   OTFLG IS MINUS ZERO IF CONNECT POINT
              TIS T9 THE LEFT OF GATE

MASK1   CLEAVE IF CONNECT PT T00 FAR FM GATE
ADX2
•+2
RTBS
COMDIF
•+3

```

SIMILAR TO ABOVE FOR Y DIFF
CUPFLG IS MINUS ZERO IF CONNECT
POINT IS ABOVE CENTER OF GATE

CL E A R S B U T X , Y F R O M R A W B K
C W O R D F O R F I X U P

BANAL:

MDAR'I
MDAR'A'L;
MDAR'E'I
ARM'D
MDAR'I
MDAR'A'L;
ARAR'H
ARM'D
MDAR'I
MDAR'A'L;
MDAR'E'I
ARM'D
MDAR'I
MDAR'A'L;
ARRS
MDAR'B'I
ARM'D
MDAR'I
MDAR'A
ARM'D
MDAR'B'I
ARM'D
MDAR
MDX'F
JPLS
MDAR
MDAE'N'L;
JPAN
MDAR'I
MDAR'S'L;
ARM'D
JUMP
MDAR'N
JPAN
MDAR'I
MDAR'S'L;
ARM'D
JUMP
MDAR'N
JPAN
MDAR'I
MDAR'S'L;
ARM'D

TBPTR
RBP
RBP
77000JH
RBP
RBP
77000JH
BPB
TBPTR
77000
RBP
RBP
77000
6
BPB
BPB
TBPTR
C7
GTYPE
BPB
BPB
GTYPE
4
UCHK
YDIFF
200
•+2
UCHK
BPB
20000JH
BPB
STJFP
UPFLG
STJFP
BPB
10000JH
BPB

[BUILDS ANALYSIS DATA BLOCKS
[FIXUP RAWBK X
[STUFF BAND X
[FIXUP RAWBK Y
[THIS SECTION EXTRACTS 6 BIT REPN
[OF X VALUE OF GATE, Y VALUE OF GATE
[AND TYPE OF GATE AND STUFFS IT INTO
[BANAL TABLE
C7
GTYPE
BPB
BPB
GTYPE
4
UCHK
YDIFF
200
•+2
UCHK
BPB
20000JH
BPB
STJFP
UPFLG
STJFP
BPB
10000JH
BPB

[CHECK SEE IF THIS IS A F-F
[IF S9 FIND THE MIDDLE INPUT
[AND LABEL IT WITH A 2 IN PTR
[CHK UPFLAG. SET BIT TWO IF =0
[BETTER OF GATE


```

2UNR:          MDAR' I      UNRPT      BUR I      UNRPT      BURD
               ARMD' I      UNRPT      BUR I      UNRPT      BURD
               C1           RBP       RBP       RTCAL     ANFLG
               JUMP        ARM'D' I   JUMP     BTJURI    $DDEF

DEAGN:         MDAR' X      UNRPT      BUR I      UNRPT      BURD
               ARMD' H      UNRPT      BUR I      UNRPT      BURD
               JUMP        MDAR' X    JUMP     BTJURI    $DDEF

ENDCA:         MDAR' X      UNRPT      BUR I      UNRPT      BURD
               ARMD' I      UNRPT      BUR I      UNRPT      BURD
               JUMP        MDAR' X    JUMP     BTJURI    $DDEF

BURI:          JUMP        MDAR' R      UNRPT      BUR I      UNRPT      BURD
               ARAR' H      UNRPT      BUR I      UNRPT      BURD
               JUMP        MDAR' I      UNRPT      BUR I      UNRPT      BURD
               JPLS        MDAR' A      UNRPT      BUR I      UNRPT      BURD
               JUMP        MDAR' X      UNRPT      BUR I      UNRPT      BURD
               JPLS        MDAR' L;     UNRPT      BUR I      UNRPT      BURD
               JUMP        MDAR' S' I   UNRPT      BUR I      UNRPT      BURD
               ARMD' I      UNRPT      BUR I      UNRPT      BURD
               MDAR' R      UNRPT      BUR I      UNRPT      BURD
               MDAS' F      UNRPT      BUR I      UNRPT      BURD
               MDAR' A      UNRPT      BUR I      UNRPT      BURD
               MDAR' S' I   UNRPT      BUR I      UNRPT      BURD
               ARMD' I      UNRPT      BUR I      UNRPT      BURD
               MDAR' X      UNRPT      BUR I      UNRPT      BURD

1BUR:          JUMP        MDAR' A      UNRPT      BUR I      UNRPT      BURD
               C77         ANSW       MASK1     URIPT     URIPT
               JUMP        MDAR' A      UNRPT      BUR I      UNRPT      BURD
               JUMP        MDAR' S' I   UNRPT      BUR I      UNRPT      BURD
               ARMD' I      UNRPT      BUR I      UNRPT      BURD
               MDAR' X      UNRPT      BUR I      UNRPT      BURD

```

**CIF THIS WORD IS NOT FOUND THEN BUILD
A NEW URI ENTRY**

```

C1      MDAR'H          [SET EQL FOR THIS CONNECT WORD (IT WAS
RBP     MDAR'@'I          [CHECKED) RETURN TO CHK NXT CNT WORD
RBP     RTCAL           CALL ANALYSIS TABLES BUILT INCREMENT
ANFLG  MDAR'X          [ANFLG AND GO GET LABELS
URIPT  MDAR             ARM'D,I
BTURI  JUMP             JUMP
$DDEF2

BURI:
JUMP             •
MDAR             UNRPT
ARAR'H          URIPT
ARM'D,I         UNRPT
MDAR'I          C1
MDAR'A          *+2
JPLS             1BUR
                NEUTS
                40000JH
MDAR'X          URIPT
MDAR'L;         URIPT
MDAR'S'1         R3P
ARM'D,I         C77
MDAR'A          ANSW
MDAS,F          MASK1
MDAR'A          URIPT
MDAR'@'I         URIPT
ARM'D,I         URIPT
MDAR'X          BURI
MDIR

DEAGN:
MDAR'H          [SET EQL FOR THIS CONNECT WORD (IT WAS
MDAR'@'I          [CHECKED) RETURN TO CHK NXT CNT WORD
ENDCA:
MDAR'X          CALL ANALYSIS TABLES BUILT INCREMENT
MDAR             ARM'D,I
ARM'D,I         JUMP
MDAR             JUMP
$DDEF2

```


ROUTINE TO SIMULATE CIRCUIT

88


```

MASK1           [SAVE GATE IDENTIFIER
ID              ARMD
C7              MDAR'A
ARM'D          MDAR'A
ARM'D          MDAR'A
MDAR'I        MDAR'I
MDAR'A        MDAR'A
MDAE'L       MDAE'L
ANSW            ARIR
ARIR            ARMD'1
MDAR'I        MDAR'A
MDAR'A        MDAR'A
MDAR'I        MDAR'I
MDAR'A        MDAR'A
MDAR'I        MDAR'I
MDAR'A        MDAR'A
MDAE'L       MDAE'L
ANSW            ARIR
ARIR            ARMD'1
MDAR'I        MDAR'A
MDAR'A        MDAR'A
MDAR'I        MDAR'I
MDAR'A        MDAR'A
MDAE'L       MDAE'L
ANSW            ARIR
ARIR            ARMD'1
MDAR'I        MDAR'A
MDAR'A        MDAR'A
MDAR'I        MDAR'I
MDAR'A        MDAR'A
MDAE'L       MDAE'L
ANSW            ARIR
ARIR            ARMD'1
MDAR'I        MDAR'A
MDAR'A        MDAR'A
MDAR'I        MDAR'I
MDAR'A        MDAR'A
MDAE'L       MDAE'L
ANSW            ARIR
ARIR            ARMD'1
NBP             NBP
C77             C77
ANSW            [SAVE GATE TYPE
[LOAD VALUE OF PROPER ANSW LOC.
[STORE IN STACK
[EXTRACT HEIGHT OF THE INPUT
[STORE THIS IN THE STACK FOR
[FLIPFLOP CALCULATIONS
STKPT           STKPT
NBP             NBP
LNPB            LNPB
NBP             NBP
VBBOT          [SEE IF WE VE LOOKED AT ALL ENT
•+2             •+2
GTLFF          [IF SG GS GET LAST F-F VALUES
NBP             NBP
NBSR2          [IF NG NT CONTINUE NAND SEARCH
•+2             •+2
MASK1          MASK1
ID              ID
NBSR2          NBSR2
NBP             NBP
C77             C77
ANSW            ANSW
STKPT           STKPT
NBP             NBP
30000JH         30000JH
STKPT           STKPT
GET NEXT ANSW VALUE FOR
SAME ID ENTRY

```


PUT THIS REPEATED ENTRY
IN THE STACK

STKPT
STKPT

ARM'D'1
MDAR'X
ARX0'F
ARM'D'1

NBP

JUMP
MDAR
MDAE'N'L,

JPAN
MDAR'F
ARM
MDAR'X

MDX0
JPLS
JUMP
MDAR'I'H

MDX0
MDAR'A
JPLS
MDAR

ARLS
N9EP

MDX0'1
MDAR'A
JPLS
MDAR'I,L,

MDAR'A
ARM
MDAR'F
ARM
MDAR

MDAE'N
MDAE'L
JPSS'R
ARIR
MDAR'F

LOOK FOR ANOTHER REPEAT
GET LAST F-F VALUE
IS THIS GATE A F-F
IF NOT GA SIMULATE
IF SG...

[SEARCH FFDT FOR THIS F-F

\$FFDT
•+2

CMP
XTP

ID
CM77

XXRT
ID

6

[MATCHES ID WITH F-F ID
[TWO DIGITS AT A TIME

XTP
CM77

XXRT
XTP

100001
STACK-1

STACK
MASK1

SP1
SP

C1

[EXTRACT LAST F-F-VALUE AND
UNDEF FLAG AND STORE ABOVE STACK
FIRST SET UP ANOTHER STACK POINTER

[LOAD THIS OPERATION

OPNS

JUMP TO A ROUTINE TO DO IT
BAND

[SIMULATION DONE NOW STORE RESULT

GUTP:

C1
 MASK1
 @PTR
 PTR
 BPB0
 •+2
 XEJT
 JUMP
 MDAR!H
 MDAR!A
 MDX0
 JPLS
 MDAR!I
 MDAR!A
 MDAS!F
 MDAE!L
 ARMD
 ARMD
 MDAR
 O
 MDAR
 MDAE!N
 ARMD
 MDAR
 O
 MDAR
 MDAE!N!L
 JPAN
 MDAR!I
 MDAR!A!L
 JPLS
 MDAR!N
 MDAR!A
 MOIR
 MOIR
 JUMP
 MDAR

ETSCH:
 A1:
 A2:
 LFPCP:
 XHUT:

FIND ALL OUTPUTS OF THIS
 GATE AND STUFF THE RESULT
 INTO THE PROPER ANSW LOC.
 JPLS
 ID
 @TSCH
 @PTR
 MASK1
 ID
 SAME ID FOUND
 C77
 ANSW

ANSW IS STUFFED INTO TWO
 ANSW LOCATIONS

O
 •+2
 STACK
 O
 •-1
 C1
 •+2
 STACK
 O
 @P
 3
 @TSCH
 @PTR
 10000
 @TSCH
 STACK
 C1
 A1
 A2
 @TSCH
 @P

DETERMINE LEVEL OF OUTPUT

AND SET OR RESET APPROPRIATELY

MDAR'A'L;

ARM
MDAR'N
MDAR'A
MDAR'@
ARM
MDAR'H
MDAR'A
ARAR'H
MDAR'@
ARM
MDIR
MDAR'H
MDAR'@
ARM
MDIR
JUMP
MDAR
MDAR'A
MDAR'A
JPLS
MDAR
MDAR'@
MDAR'A
JPLS
MDAR
ARM
MDIR
MDAR'H
MDAR'A'L;

"1
STACK
STACK-1
C1
STACK
STACK
STACK-1
C1
STACK
STACK
STFF
C1
STACK
STFF
•
STACK
STACK+1
C1
JT9G
STACK
STACK+1
C1
JK
STACK-1
STACK
SJFF
STACK+1
10000
•+2
JKXIT
STACK+1
STACK
JKXIT
STACK-1
JTAG:N

[GET LAST F-F VALUE
[COMPLEMENTED
FOR STACK INT9 THIS
SINCE MAY BE UDEF

[SET JNDEF FLAG IF
BITS SET LAST TIME
RETURN TO CALL
[SET UNDEF FLAG FOR
ILLEGAL COMBS

[RETURN TO CALL
[SIMULATE J-K F-F
[SIMILAR TO CLEAR-SET

[EXCEPT TWO INPUTS ARE
[LEGAL

[SETS OR RESETS THE F-F
[BOTH INPUTS PRESENT

STFUD:

SJFFF:

95

JK:
JPLS

MORE CONSTANTS AND VARIABLES

TABLE OF ANSWER VALUES

ANSW:
O
O
REPEAT
O
ENDR
O
BTAB:
O
NBAND:
O
REPEAT
O
ENDR
O
LASTK:
STACK:
O
REPEAT
O
ENDR
O
STKBT:
O
OPNS:

TABLE OF DATA TABLES
COPY OF BAND TABLE FOR
ONE TIME ANALYSIS

40.
10.
ENDR
O
REPEAT
O
ENDR
O
90

TABLE OF VALUES FOR
SIMULATION ROUTINES TO
OPERATE ON

TABLE OF SIMULATION ROUTINES

SAND
SOR
SINV
STFF
SCSFF
SJFFF

MORE CONSTANTS AND VARIABLES

UNRPT:0
LEVEL:0
LEVLL:65076
LEVLR:22200
LEVIN:7200
FORK:0

MORE CONSTANTS AND VARIABLES

CWDIF:0
OTFLG:0
UPFLG:0
ADY2:1200
ADY2:1100
DT1P:0
NDT1E:0
BDT1:0
LAST:0
LKWT:0
CPTR:0
N3P:0
N3RGT:0
STKPT:0
ID:0
ap:0
LNBP:0
ETPTR:0
SP1:0
BURD:0
CCNT:0
CFLAG:0
MASK:177
CHAR:0
URIFT:0
BTURI:0
NEUTS:0
YDIFF:0
STYPE:0
XTP:0
CM77:77000
SMASK:7777700001
TSUM:0

MDC5=25000VH USER DEFINED INSTRUCTIONS

MD06=26000JH
MD07=27000JH
MD10=30000JH
MD11=31000JH
ARC7=27100JH

TERMINATE

LEND OF ANALYSIS MODE)*****


```

EXPUNGE          [THIS PROGRAM IMPLEMENTS INTRODUCTION
TITLE INTR0, IFCLR, IE0LR, INFNS, IEXIT, NPAGE, IRITE
ENTRY PGTAB
MACR91          P(A1,A2,A3,A4,A5)
                A1JBVK + A2JB + A5JBVK + A3JBVK + A4JB + 0
ENDM
                ZZZ=101 [ASCII CODE DEFINITIONS

IREPEAT ZZ, (A,B,C,D,E,F,G,H,I,J,K,L,M,N,O,Q,R,S,T,U,V,W,X,Y,Z)
ZZ\*=ZZZ
ZZZ=ZZZ+1
ENDI
P.=120

INTR0:
ARX0!F
ARMD
ARND
MDAR!F
ARMD
MD10,0!L,
JPSR
MDAR
MDAS!F
MDAR!A
MDAE!L
MDAR
ARIR!F
ARMD
JPSR
IARG
IRITE
O
DUNF
*-1
IXFLG
$DDEF
INTR0

IARG:
MDAR!N
JPAN
MDAR
JPAN
JUMP

IARG:
MDAR
JPAN
MDAR
JPAN
JUMP

IARG:
MDAR
JPAN
MDAR
JPAN
JUMP

```


IEELR:

EEND 9F LIST HANDLER

* ISAV
ITFLG
ISAV
IEELR
. .

IFCLR:

EFRAME CLOCK HANDLER

ARM
MDAR'X
MDAR'N
JPAN
MDAR
MDXE
JPLS
ARM'D
ARXE'F
ARM
MDAR
UPRI
JUMP'1
O
REPEAT
O
ENDR
O
O
JUMP
ARM'D
MDIR
JUMP
MDAR'X
MDXE
JPLS
ARXE'F
ARM
IFSAV
IFCNT
ITFLG
IFCND
IFSET
IFCNT
IFCND
DUNF
IFCNT
IFSAV
IFCLR
IEXIT
14.
NPAGE
INULL
INULL
NPAGE
•
IXFLG
IEXIT
PAGE
PLIM
•+3
PAGE

【DONE WITH TEXT WRITE
NB, RETURN
RIGHT NO. OF F/C TICKS
NB, RETURN
YES, RESET F/C COUNT
AND REFRESH
UNFREEZE INTERRUPTS AND
CLEAR INTERRUPT AND RETURN
[FNS TABLE--MODE EXIT FNS-1
ANY OTHER FNS, THEN
INCREMENT PAGE COUNT
SET EXIT FLAG
INCREMENT PAGE COUNT
CHECK AGAINST MAX PAGE NO.
IF EQUAL, THEN RESET PAGE
COUNT AND RETURN

ARM'D
MD10'A'LJ
MDIC'A'LJ
MDIC'0'LJ
MDAR'N
JPNAN
MDIC'A'LJ
MDIR'X
IRITE

[CONSTANTS AND VARIABLES

I_XFLG:0
DUNF:0
PAGE:0
MASK1:777777
ISAV:0
ITFLG:0
IFSAV:0
IFCNT:0
IFSET:2
PLIM:2
C1:1

77736
-600000JH

-14

10

ITFLG

*-1

-14

IRITE

[RETURN TO CALL

[USER DEFINED INSTRUCTIONS

MD05=25000JH
MD06=26000JH
MD07=27000JH
MD10=30000JH
MD11=31000JH
AR07=27100JH

TERMINATE

[END OF INTRO (INTRODUCTION)


```

EXPUNGE LIL   THIS PROGRAM IMPLEMENTS MAIN DISPLAY MODE
ENTRY LIL,DRDEF,LUPE,FCLER,EOLER,CADD,FCEND,DDEF
ENTRY DDEF2,CTAB,DR2,DRLAB,DRWEN,T1,1DRL,2DRL,TRITE
ENTRY ATELR,ARR9W,TWITE,NTAB
ENTRY DR3,ARG,ARG2,DR4,1DR4,2DR4,3DR4,DF1FG
MACR91      P(A1,A2,A3,A4,A5)
              A1\BJK + A2\B + A5\BJK + A3\BJK + A4\BJK + 0

ENDM

ZZ7=101      ASCII CODE DEFNS...
IREPEAT ZZ, (A,B,C,D,E,F,G,H,I,J,K,L,M,N,O,Q,R,S,T,U,V,W,X,Y,Z)
ZZ\*=ZZZ
ZZZ=ZZZ+1
ENDI
P.=120

LIL:
ARX8'F      DF1FG      CLEAR FLAG T9 SKIP
ARM'D        ARX8'F      DRAWING INITIALLY
ARM'D        M6DE       ZERO MODE--MAIN DISPLAY
MDAR'F      FCLFR     LOAD F/C PIVOT
ARM'D        77755     . . .
ARM'D        ARX8'F      CLEAR REFRESH FLAGS
ARM'D        DFLG       FLG2
ARM'D        ADFLG      ADLG
MDAR'F      M6DE       MODE
JPLS        DRW        DRW
NEG8P      . . .
MD10'8'L;    61420JH    CLEAR ALL DONE FLAG (FCLER)
MDAR'F      LPHLR     SET SKIP COMMANDS IN A MODE
ARM'D        77760     . . .
ARX8'F      TFLG       SET UP L/P PIVOT
ARM'D        MD10'A'L;  TSHTU OFF AVG-1

```



```

MDIC'A'L;          77763
MDAR'F            TB1-1
ARM               77735
MDAR'F            TESLR
ARM               77736
MDIC'B'L;          10
MDAR'N            TFLG
ARM               •-1
MDIC'A'L;          -14
MDAR              DF1FG
JPN               DRW
ARM               FLG2
JPN               ADHNG
MD10'6'L;          61400VH
DRDEF             DRDEF
MDAR'N            ADFLG
ARM               •-1
MDAR              MODE
JPN               •+2
MDAR              DDEF+2
JPN               1
JPN               •+2
MDX9'F            $STAR
JPLS              JPLS
JUMP              JUMP
MDX8'F            1'2
JPLS              •+2
JUMP              $C9NCT
MDX9'F            2'3
JPLS              •+2
JUMP              $ANAL
JUMP              $INTR0
MDAR              •$TBL0
ARAR'A'L;          77777
MDX8'F            $TBL0
JPLS              •+2
DRFFV             DRFFV

```

[SET IC BITS FOR LCG-1
[TURN ON LCG-1
[WAIT TO DRAW COMMANDS
[SKIP JUMP TO DRAW
[IF THIS IS FIRST TIME
[THIS DRAWS THE CIRCUIT,
[LABELS, VALUES, ETC.
[WAIT FOR A REFRESH
[SELECT PROPER PROGRAM
[TO RETURN TO BASED ON
[THE VALUE OF MODE
[RETURN TO DEFINE (LOGMM)
[RETURN TO CONNECT (CONCT)
[RETURN TO ANALYSIS (ANALR)
[RETURN TO INTRODUCTION
[THIS SUBROUTINE DOES
[THE DRAWING
[SEE IF TBL0 IS EMPTY
[IF S9- DRAW F-F VALUES


```

$TBLE      [SET PTR TO TOP OF TBLS
TEMP1
TEMP1
TFYPI    7           [GET NEXT TBLS ENTRY
1           [AND FIND GATE TYPE
CADD
TEMP2
TEMP1
TEMP1
7777677770 [GET DISPLAY COORDS OF
              THIS GATE
NSCAL
INTY
TEMP2
CLLOAD E8V PIVOT WITH
PROPER DRAW COMMAND
CLLOAD E8L PIVOT
0           77756
E8LER
77757
DFLG      [THIS INST STARTS DRAW
77756
DFLG
•-1
TEMP1
TEMD
MDIR
MDARIN
JPNAN
MDAR
MDX8
JPLS
MDARIF
ARND
MDARIX
MDX8
JPLS
JUMP
MDARIH
MDARIA
JPLS
JUMP
DRCIN
TEYPI
C1
•+2
GETO1

LUPE:          [SET PTR TO TOP OF TBLS
MDARIX!!     TEMP1
ARMED        TFYPI
MDAR!!       7
MDAE!!       1
MDAS!!       CADD
ARND         TEMP2
MDAR!!       TEMP1
MDAR!!       7777677770
MDAE!!       NSCAL
MD06         INTY
MDAR!!       TEMP2
MDAE!!       CLLOAD E8V PIVOT WITH
MD05         ARND
MD06         E8LER
MDAR!!       77757
MDAE!!       DFLG
MD05         77756
MDARIF       DFLG
ARND         •-1
ARND         TEMP1
ARND         $TBLS
MDIR         LUPE
MDARIN      $FFDT
JPNAN        TEMP1
MDAR         TFYPI
MDARIF       TEYPI
ARND         MDARIX
MDARIX      MDX8
JPLS         JPLS
JUMP         JUMP
MDARIH!!    DRCIN
MDARIA      TEYPI
JPLS         C1
JUMP         •+2
GETO1        GETO1

DRFFV:          [JUMP TO DRAW CONNECTIONS
                IF F-F VALUES ALL DRAWN
DVRT:           [JUMP

```



```

MDAR!F UROFF      [SETS UP UNDEF VALUE
ARM FARG      [FOR FLIP-FLOPS
JUMP SETXY    [SET XY
              TEMP1
              C7
MDAR!I FF9UT    [SETS UP 0 OR 1 DRAW
MDAR!A MASK1    [GET CORDS FOR VALUE
MDAS!F FARG      [DISPLAY
MDAR!A ARND     [ADD A FUDGE FACTOR
MDAR!I TEMP1    [TEXT-WRITE THIS VALUE
MDAR!A -100007
MDAE!L 125077427

MDAR!I JPSR      [TEXT-WRITE THIS VALUE
MDAR!A O         [O
MDAE!L JUMP      [DRAW THE LINES
MDAR!F ARND      [CENTERED IN THE CONNECT
MDAR!I DFLG      [MODE
MDAE!L DFVRT    [INTY
MDAR!F 61400JH   [$HDXY1
MDAR!I HSCAL    [EOLER
MDAE!L EOLER    [77757
MDAR!F ARND      [LOAD THE EOF PIVOT
MDAR!L MD05      $DATA1
MDAR!A ARM      77756
MDIR  MD07      77756
MDAR!N MD11      DFLG
MDAR!F MD08      •-1
MDAR!L MD09      MODE
MDAR!A ARM      2
MDIR  MD10      DRWBN
MDAR!N MD11      [SELECTED VECTOR REDRAW
MDAR!F JPAN      [IF NOT IN CONNECT MODE
MDAR!L JPLS      [SKIP CURSOR DRAW AND
MDAR!A ARND      [DRAW THE CONNECTIONS
MDAR!F DFLG

```



```

MDAR
JPLS
MDAR'L
MDOS      $DATA2
ARM      77756
MDIR      77756
MDAR'N   DFLG
JPAN      •-1
MDC7      $HDXY

DRCUR:    ARXE'F
          ARND
          MDOS
          ARND
          MDIR
          MDAR'N
          JPAN
          ARND'8
          MDIR
          MDAR
          JPLS
          JUMP
          MDX8'F
          JPLS
          JUMP
          MDX8'F
          JPLS
          MDAR'N
          JPAN
          ARND
          MDAR
          ARND
          MDAR'X
          MDAR
          MDX8'F
          JPLS

DRCUR:    DFLG
          $DATA
          77756
          77756
          DFLG
          •-1
          FLG2
          DRDEF
          $ANFLG
          •+2
          DUNDR
          1
          DR2
          DUNDR
          1'2
          DR4
          $CFLAG
          DRLAB
          $CFLAG
          $CCNT
          T1ADD
          $CCNT
          $CHAR
          15
          DD1

$C11      DRCUR
          $DATAA2
          77756
          77756
          DFLG
          •-1
          $HDXY

          DRAW THE CROSSHAIRS
          CONNECT CURSR

          EXIT FROM THE DRAW MODE
          THE LIL PART OF THE
          FOREGROUND/BACKGROUND
          OPERATION

          CANFLG=0 OR 1, D9 NOTHING
          IF ANFLG = 2 THEN SET
          UP THE PROPER VARIABLES
          TO ACCEPT CHARACTERS
          JUMP OUT IF N9 LABELS YET
          SNEAKY CLEARING OF FLAG
          SAVE THIS CARCOUNT TEMP
          THIS A C/R

```



```

$CCNT      IF THIS IS THE FIRST
1          CHAR DON T ACCEPT A
DD2        CARRIAGE RETURN

$CCNT      USELECT THE PROPER A/N FIELD
DRLAB      CT& STUFF THIS CHAR INT&
TIADD     T1
T1         MASK1
MASK1      O

$CCNT      ORIENT THIS CHAR FOR THE
DRLAB      PROPER A/N FIELD
TIADD     T1
T1         MASK1
MASK1      O

$CCNT      TEST SHIFTED CHARACTER
DISL       $CMASK
DR2LS      DR2LS
CTAB      CTAB
DISL       DISL
CTAB      CTAB
$CCNT      $CCNT
3          3
DISL       DR2LS
DR2LS      SIZIT
CTAB      CTAB
CTAB      CTAB
$URD      $URD
CTAB+2    CTAB+2
$URD      TURD
TURD      TURD
C1          C1

```

DRAILS: DD1: DD2:


```

TURD      RESTORE URD
TURD      $BURD
$BURD     •+2
DR3       CJUMP TO SET UP FOR NUMBS
          CIF LABEL BUILD COMPLETE
          EXIT DRAW TO GET ANOTHER
          CLABEL NEXT TIME

TEST END 9F URD TABLE

$CCNT    DRLAB
DRLAB    $URD
$URD     C1

CSET UP POINTERS IN URD

C1        MASK1
MASK1   URLP
URLP    ARDFG
ARDFG   $ANFLG
$ANFLG  2

CARRROW DRAW FLAG

2         WIN
WIN      TWITE
TWITE   ILAB
ILAB    1DRL
1DRL    2'4
2'4      WANS
WANS    TWITE
TWITE   INUM
INUM    1DRL
1DRL    4'6
4'6      1DRL
1DRL    TWITE
TWITE   ANSR
ANSR   URLP
URLP    $BURD
$BURD   DWAGN
DWAGN   DUNDR
DUNDR   URLP
URLP    C1
C1      2DRL

CGET NEXT URD ENTRY

CSEE IF LAST ENTRY
EXIT DRAWING IF SO

CHECK EQL OF THIS URD
SKIP ACCEPT INFO IF SET

```



```

MDXG
JPLS
JUMP
ARM'D'8
MDAR'F
MDAE'N
MDAR'A
ARM'D
MDAR'I'X
MDXg
JPLS
JUMP
MDAR'I'I
MDAR'A
JPLS
MDAR'I' H
MDAR'A' L
ARM'D' I' H
JUMP
ARM'D
MDAR'I' F
MDAR'N
MDAR
JPN
JUMP
MDXg'F
JPLS
DR3R:
DR3E:
DR4:
CTAB
•+2
DUNDR
1DRL
URFLG
$URD
C1
MASK1
DR3P
DR3P
$BURD
•+2
DR3E
DR3P
C1
DR3R
DR3P
DR3R
DR3R
DR3R
UNFLG
$ANFLG
$RSTFG
$ANCHK
DUNDR
2'4
DR5
$CFLAG
DRLAB
$CFLAG
$CCNT
T1ADD
$CCNT
$CHAR
15

[CHECK IF AT END OF CTAB
[DRAW COMPLETE IF SO
ELSE RETURN
[THIS ROUTINE ENTERED WHEN
CALL THE LABELS HAVE BEEN
DEFINED. SETS UP FOR
ACCEPTING NUMBERS

[THIS SEGMENT CLEARS BUT
THE EOL BIT SET IN THE
CURD ENTRY WHEN LABELED

[NOW USE EOL TO SHOW
[A VALUE HAS BEEN ASSIGNED

[SET NUMBER FLAG
[INCREMENT ANFLG TO 4
[CHECK RESET (FNS=4
[START ACCEPT NUMBS IF SET
ELSE EXIT DRAWING

[THIS SEGMENT SIMILAR TO
[DR2 EXCEPT WE ARE NEW
ACCEPTING NUMBERS

```


MDAR
 MDX8'F
 JPLS
 MDAR
 MDAS!N'F
 MDAS!F
 MDAR!A
 ARND
 MDAR!F
 MDAE!N
 MDAR!A
 ARND
 MDAR!X
 MDX8
 JPLS
 JUMP
 MDAR!!
 JPN
 ARAR!H
 MDAR!A
 MDX8
 JPLS
 MDAR!!
 MDAR!A
 MDAE!L
 ARND
 ARND
 MDAR
 O
 JUMP
 MDAR!H
 ARND!X!!
 MDAR
 MDAS!N'F
 MDAS!F
 ARND

\$CCNT
 3
 DRLAB
 NTAB
 NTAB+1
 \$URD
 MASK1
 URDAD
 \$URI
 C1
 MASK1
 URIPT
 URIPT
 \$BTUR1
 •+2
 4DR4
 URIPT
 3DR4
 MASK1
 URDAD
 3DR4
 URIPT
 MASK1
 O
 •+2
 TNUMB
 O
 3DR4
 SIZIT
 NTAB
 NTAB
 NTAB+2
 \$URD
 TURD

[CHECK IF LAST DIGIT
 [RETURN TO GET NEXT NUMB
 [IF LAST DIGIT
 [SAVE THE ADDRESS OF THIS
 TURD ENTRY
 [SET UP A PTR IN URI TABLE
 [THIS SEGMENT FINDS ALL THE
 UNRESOLVED ENTRIES IN URI
 CORRESPONDING TO THIS URD
 ADDRESS
 [DID WE
 [FIND MATCHING URI ENTRY
 [NO, LOOK AT NEXT URI
 [YES
 [GET ANSW ADDRESS TO BE STUFFED
 [BRING IN ACCUMULATED VALUE
 [STORE VALUE IN PROPER ANSW ADDR
 [FIX JP NEXT NTAB ENTRY AND

3DR4:
 115
 4DR4:


```

MDARI'1
MDAR'0, H
ARM'D'1
MDARI'X
MDAE
MDAR'A
MDX9
JPLS
MDAR'X
ARX0'F
ARM'D
ARM'D
JUMP
MDAR
MDAE'N
ARM'D
JUMP
MDX0'F
JPLS
MDAR'F
MDAE'N
MDAR'A
ARM'D
ARX0'F
MDAR'X
MDX9
JPLS
MDAR'X
MDAR'I
JUMP
MDAR'I
JPN
JUMP
MDAR'A
MDAE'L
MDAR

C1
TURD
TURD
TURD
$NGUTS
MASK1
$BURD
•+2
$ANFLG
$CCNT
TNUMB
DRLAB
$CCNT
C1
$CCNT
DRLAB
4'5
DR6
$URI
C1
MASK1
DR5PT
NDFLD
DR5PT
$BTURI
•+3
$ANFLG
DRLAB
DR5PT
•+2
1DR5
MASK1
O

CSET EBL (CHECKED)
CADD IN NUMBER OF
CIRCUIT OUTPUTS
(CHECK END OF URD
CIF END INCREMENT ANFLG
CTB CALCULATE RESPONSE ON
NEXT PASS
ELSE RETURN TO GET NEXT NUMB
PATCHES UP CCNT FOR NON-
CBINARY ENTRY AND
RETURNS FOR NEXT NUMBER
ANFLG = 5. • THE RESPONSE
HAS BEEN CALCULATED.
THIS SEGMENT FINDS EACH
CIRCUIT OUTPUT (BIT 0 IS
SET IN URI)
LOOK AT NEXT URI ENTRY
CALL SEARCHED INCR ANFLG
CNOT CIRCUIT OUTPUT GET NEXT
CIRCUIT OUTPUT FOUND

```



```

ARIR'F          DNUMB
ARM'D          T1+2
MDAR'IN        NDFLD
MDAR'IA        MASK1
MDAE'IL        O
MDAR           ARLS
ARIR'F          ARM'D
MDAE'IL        MDAR
ARRS'!I        N9GP
MDAR'IA        MDAR@'L;
MDAR@'L;       O
N9GP           DR5LS:
ARM'D          N9GP
MDAR           ARM'D
MDIR           MDIR
N9GP           ARAR'N
MDAR'IA'!      MDAR@'0
ARM'D          MDAR'!I
MDAR'X         MDX@'F
JPLS           JPLS
MDAR'X         MDAR@'X
JUMP          JUMP
MDX@'F         JPLS
JPLS          JUMP
MDAR@'X        JPLS
JUMP          JUMP
ARM'D          EULER:

```

[GET VALUE FROM ANSWER BASED ON URI PINTER]

[THIS SEGMENT CONVERTS EACH BINARY DIGIT IN THE ANSWER INTO DISPLAY FORM]

[DISPLAY A ZERO OR ONE FOR THIS DIGIT]

[THIS SEGMENT ORIENTS THE DISPLAY CHAR FOUND ABOVE INTO THE PROPER VTAB FIELD]

[DISPLAY A ZEROS OR ONE FOR THIS DIGIT]

[THIS SEGMENT ORIENTS THE DISPLAY CHAR FOUND ABOVE INTO THE PROPER VTAB FIELD]

[DISPLAY A ZEROS OR ONE FOR THIS DIGIT]

[THIS SEGMENT ORIENTS THE DISPLAY CHAR FOUND ABOVE INTO THE PROPER VTAB FIELD]

[NOTHING TO DO HERE BUT DRAW ACCUMULATED TABLES]

[TRAP IF ANFLAG GREATER THAN SIX]

[END OF LIST HANDLER]

ARM'D	DFLG	TEBLER JUSTS SETS A FLAG
MDAR	ASAV	
JUMP'1	EBLER	
	O	TEXT ENO OF LIST HANDLER
ARM'D	TSAV	
MD10'A'L,	77757JH	TURN OFF L/P
ARM'D	TFLG	SET THE TEXT FLAG WE ARE
MDAR	TSAV	CHANGING ON AND RETURN
JUMP'1	TEBLR	
NEGP		FLIGHT PEN HANDLER
ARM'D	LSAV	
MDAR'1L,	1	DETERMINES WHICH COMMAND
ARM'D	M0DE	SWAS BEING DRAWN WHEN
MDAR	77735	FLIGHT PEN INTERRUPT
MDAR'A'L,	77777	OCURRED AND SETS MODE
ARAR'N'F	TB2	TO APPROPRIATE VALUE
MDAS'F	•+2	
JPAN	LPEND	CEXIT--MODE=1
JUMP	M0DE	
MDAR'X	77735	
MDAR	77777	
MDAR'A'L,	TB3	
ARAR'N'F	•+2	CEXIT--MODE=2
MDAS'F	LPEND	
JPAN	M0DE	
JUMP	77735	
MDAR'X	MASK1	
MDAR	77777	
MDAR'A	TB4	
ARAR'N'F	•+2	CEXIT--MODE=3
MDAS'F	LPEND	
JPAN	M0DE	
JUMP	77777	
MDAR'X	LSAV	MODE SET•RETURN AFTER
MDAR	LPHLR	CLEARING INTERRUPT
JUMP'1		
LPHLR:		

FCLER:

JUMP

FPRI

ARM'D

MDAR'X

MDAR'N

JPAN

MDAR

MDXH

JPLS

ARM'D

AXXF

ARM'D

MDAR

JPRI

JUMP'

JUMP

MDAR'1

MDAE'N

ARM'D

MD10'8'L;

ARM'D

MDAR'F

ARM'D

MD05

MDAR'N

JPAN

MDAR'F

ARM'D

MD10'A'L;

MDIC'A'L;

MDIC'8'L;

MDAR'N

JPAN

DFLG

TFLG

EELER

77757

M8VIT

DFLG

•-1

ATELR

77736

17777JH

77763

14

TFLG

•-1

O

FRAME CLOCK HANDLER

TREFRESHES EVERY FSET TICKS

IF ALL FIGURES DRAWN

AND PROPER NO. OF TICKS

SET ALL DONE FLAG (REFRESH)

FEND:

FCNT

BSAV

FSET

FCNT

FCEND

ADFLG

ARM'D

MDAR

JPRI

JUMP'

JUMP

MDAR'1

MDAE'N

ARM'D

MD10'8'L;

ARM'D

MDAR'F

ARM'D

MD10'A'L;

MDIC'A'L;

MDIC'8'L;

MDAR'N

JPAN

DFLG

TFLG

EELER

77757

M8VIT

DFLG

•-1

ATELR

77736

17777JH

77763

UNFREEZE INTERRUPTS, CLEAR

THIS INTERRUPT AND RETURN

TO SUBROUTINE FOR WRITING

TEXT BLOCKS USING AVG1

OUTPUT FOR X Y POSITION

ASSUMES XY DESIRED IS IN

DESTINATION 7

FCNT

BSAV

FSET

FCNT

FCEND

ADFLG

ARM'D

MDAR

JPRI

JUMP'

JUMP

MDAR'1

MDAE'N

ARM'D

MD10'8'L;

ARM'D

MDAR'F

ARM'D

MD10'A'L;

MDIC'A'L;

MDIC'8'L;

MDAR'N

JPAN

DFLG

TFLG

EELER

77757

M8VIT

DFLG

•-1

ATELR

77736

17777JH

77763

TURN ON IC 26 AND 27


```

MDIC'A'L;      *14
MDIR'X          TRITE
JUMP           *
MDAR'I          TWITE
MDAE'N          C1
ARM'D          77735
MD1O'@'L;      1400JH

ARX@'F
ARM'D
MDAR'F          TFLG
ARM'D          ATEL'R
MD1O'A'L;      77736
MDIC'A'L;      -60000JH
MDIC'@L;      -14
MDAR'N          10
JPNAN          TFLG
MDIC'A'L;      -1
MDIR'X          TWITE
JUMP           *
ARM'D          TSAV
MDAR'@          TFLG
JUMP,I          TSAV
ATELR          ATEL'R

ATEL'R:
ATELR:          TFLG
ARM'D          TSAV
MDAR'@          ATEL'R
JUMP,I          TFLG
ATELR          ATEL'R

```

TWITE:

MDIC'A'L;

MDIR'X

JUMP

MDAR'I

MDAE'N

ARM'D

MD1O'@'L;

ARX@'F

ARM'D

MDAR'F

ARM'D

MD1O'A'L;

MDIC'A'L;

MDIC'@L;

MDAR'N

JPNAN

MDIC'A'L;

MDIR'X

JUMP

ARM'D

MDAR'@

JUMP,I

CONSTANTS AND VARIABLES

```

FCNT:0
FSET:2
FLG2:0
DFLG:0
ADFLG:0
TFLG:0
TEMP1:0
TEMP2:0
ASAV:0
BSAV:0

```


MORE CONSTANTS AND VARIABLES•••

TSAV:0
LSAV:0
MODE:0
NSCAL:5770JH
HSCAL:37777JH
INTY:20000

C1:1
MASK1:777777
URLP:0
FUDGE:2200
FUDGY:0
FUDGN:600
URFLG:0
TURD:0
T1ADD:0
DK3P:0
TNUMB:0
URCAD:0
UR IPT:0
UNFLG:0
CP9S:0
AREFG:0
NDFLD:0
DNUMB:0
DR5PT:0
INNUM:0
DISL:0
C7:7
DF1FG:0
URCFF:
FFPUT:
P(37,0,0,77,1) tundefined F=F VALUE
P(37,10,0,60,1) [ZERO RESET)F=F VALUE
P(37,10,0,61,1) [ONE SET)F=F VALUE

\$DADD
\$DORD
\$DINVD
\$FFFTD
\$FFFSF
\$FFFKD

[TABLE OF DATA SETS FOR
DRAWING THESE GATES..
LOCATED IN L9GM

T1: [BIT SHIFT TABLE FOR DISPLAY

16.

8.

1.

CTAB:

11000100000
REPEAT
1100100000
ENDR
NTAB:
11000100000
REPEAT
11000100000
ENDR

[CHARACTER DISPLAY TABLE
[PRE-LOADED WITH SIZE AND
[END OF LIST

TB1:

P(11,24,13,90.)
P(23,23,37,0)
P(D,E,F,I.)
P(N,E,O,O)
P(11,56,0,0)
P(C,N,N,N)
P(F,C,T,O)
P(11,80,0,0)
P(A,N,A,L)
P(Y,Z,E,O)
P(11,54,13,96.)
P(I,N,T,R)
P(G,D,U,C)
P(T,I,B,N)

[TEXT BLOCKS TO DRAW
[COMMAND WORDS

TB2:

TB3:

TB4:


```

MOVIT:          [A DUMMY MOVE COMMAND
SIZIT:          P(000100000
11001          P(55,55,76,0,1)
ARFOW:          P(11,56,13,90.)
LAB:            P(I.,N.,P.,U.)
                P(T.,11,72,L.)
                P(A.,B.,E.,L.)
                P(S.,O.,O.,1)
                P(11,56,13,90.)
                P(I.,N.,P.,U.)
                P(T.,11,72,0)
                P(V.,A.,L.,U.)
                P(E.,S.,O.,O.,1)
                P(11,56,13,90.)
                P(23,A.,N.,S.)
                P(W.,E.,R.,O.,1)

                YD05=25000JH
                YD06=26000JH
                YD07=27000JH
                YD10=30000JH
                YD11=31000JH
                AR07=27100JH
                TERMINATE

INUM:           [ARROW TEXT DATA
ANSR:           [VARIOUS MESSAGE TEXTS
                P(I.,N.,P.,U.)
                P(T.,11,72,0)
                P(V.,A.,L.,U.)
                P(E.,S.,O.,O.,1)
                P(11,56,13,90.)
                P(23,A.,N.,S.)
                P(W.,E.,R.,O.,1)

                YD05=25000JH
                YD06=26000JH
                YD07=27000JH
                YD10=30000JH
                YD11=31000JH
                AR07=27100JH
                TERMINATE

                [USER DEFINED COMMANDS
                P(I.,N.,P.,U.)
                P(T.,11,72,0)
                P(V.,A.,L.,U.)
                P(E.,S.,O.,O.,1)
                P(11,56,13,90.)
                P(23,A.,N.,S.)
                P(W.,E.,R.,O.,1)

                [END OF LIL (MAIN DISPLAY MODE) •••••

```


LIST OF REFERENCES

1. Educational Aids in Engineering, American Society for Engineering Education, March 1955.
2. Hauer, J. F. and Syms, G. H., "Digital Machine Simulation Programs in Electrical Engineering Education," Proceedings of Purdue 1971 Symposium on Applications of Computers to Electrical Engineering Education, p. 155-163, 26-28 April 1971.
3. Johnson, C. I., "Principles of Interactive Systems," IBM Systems Journal, v. 7, p. 147-173, 1968.
4. Licklider, J. C. R., "Man-Computer Symbiosis," IEE Transactions on Human Factors, HFE-1, p. 4-11, March 1960.
5. Coons, S. A., "An Outline of the Requirements for a Computer-Aided Design System," AFIPS Conference Proceedings, Spring Joint Computer Conference, p. 299-304, 1962.
6. Sutherland, I. E., "Sketchpad - A Man-Machine Graphical Communication System," AFIPS Conference Proceedings, Spring Joint Computer Conference, p. 329-346, 1962.
7. IBM Report 1620-EE-02X, 1620 Electronic Circuit Analysis Program (ECAP), 1965.
8. Schroer, B. J., "Expanded Capabilities of CSMP Graphics of the IBM 1130 Digital Computer," Simulation, v. 14, p. 205-214, May 1970.
9. Katzenelson, J., "AEDNET: A Simulator for Nonlinear Networks," Proceedings of the IEEE, v. 54, p. 1536-1522, November 1966.
10. Dertouzos, M. L., "CIRCAL: On-Line Circuit Design," Proceedings of the IEEE, v. 55, p. 637-654, May 1967.
11. Dertouzos, M. L., "An Introduction to On-Line Circuit Design," Proceedings of the IEEE, v. 55, p. 1961-1971, November 1967.
12. Skinner, B. F., The Technology of Teaching, Appleton-Century-Crofts, 1968.
13. Silvern, G. M. and L. C., "Programmed Instruction and Computer-Assisted Instruction--An Overview," Proceedings of the IEEE, v. 54, p. 1648-1656, December 1966.
14. Shannon, C. E., "A Symbolic Analysis of Relay and Switching Circuits," Transactions of the AIEE, v. 57, 1938.
15. Adage Graphics Terminal, Systems Reference Manual, Adage Inc., Boston, Mass.

16. Baskin, H. B. and Morse, S. P., "A Multilevel Modeling Structure for Interactive Graphic Design," IBM Systems Journal, v. 7, p. 218-228, 1968.
17. Williams, R., "On the Application of Graph Theory to Computer Data Structures," Advanced Computer Graphics, Economics, Techniques and Applications, Green, R. E. and Parslow, R. D., eds., p. 775-801, Plenum Press, 1971.
18. Busacker, R. G. and Saaty, T. L., Finite Graphs and Networks: An Introduction with Applications, McGraw-Hill, 1965.

INITIAL DISTRIBUTION LIST

	No. Copies
1. Defense Documentation Center Cameron Station Alexandria, Virginia 22314	2
2. Library, Code 0212 Naval Postgraduate School Monterey, California 93940	2
3. Assoc Professor G. A. Rahe, Code 52 Ra Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	1
4. LT Robert Lee Johnson, Jr., USN 26 Tremont Street Penacook, New Hampshire 03301	1

DOCUMENT CONTROL DATA - R & D

(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)

1. ORIGINATING ACTIVITY (Corporate author) Naval Postgraduate School Monterey, California 93940		2a. REPORT SECURITY CLASSIFICATION Unclassified
3. REPORT TITLE Interactive Logic Laboratory		
4. DESCRIPTIVE NOTES (Type of report and, inclusive dates) Master's Thesis; June 1972		
5. AUTHOR(S) (First name, middle initial, last name) Robert Lee Johnson, Jr., Lieutenant, United States Navy		
6. REPORT DATE June 1972	7a. TOTAL NO. OF PAGES 128	7b. NO. OF REFS 18
8a. CONTRACT OR GRANT NO.	9a. ORIGINATOR'S REPORT NUMBER(S)	
b. PROJECT NO.		
c.	9b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report)	
d.		
10. DISTRIBUTION STATEMENT Approved for public release; distribution unlimited.		
11. SUPPLEMENTARY NOTES	12. SPONSORING MILITARY ACTIVITY Naval Postgraduate School Monterey, California 93940	

13. ABSTRACT

This thesis documents an investigation into the use of a computer graphics terminal to demonstrate the basic concepts of logical design. The areas of computer-assisted instruction, computer graphics, and computer-aided design are reviewed prior to the discussion of the creation of the INTERACTIVE LOGIC LABORATORY. The program is implemented on the Adage Graphics Terminal - 10 (AGT-10) of the Naval Postgraduate School Computer Laboratory.

The main emphasis of the program discussion is on the degree of interaction achieved by the program and its possible use as a learning aid for students of basic logical design courses. A bipartite graph is used to depict the network topology of the logic circuit and the program is quite successful in the simulation of simple logic circuits.

KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	WT	ROLE	WT	ROLE	WT
Interactive Computer Graphics						
Computer-aided design						
Computer-assisted instruction						
Bipartite graph						
Logic circuit design						

thesJ628
Interactive logic laboratory.



3 2768 001 02691 7
DUDLEY KNOX LIBRARY