

# CMOS Transistor Switching

---

Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to [youngwlim@hotmail.com](mailto:youngwlim@hotmail.com).


This document was produced by using OpenOffice and Octave.

# Simple Transistor Model

## Cutoff, subthreshold, or weak-inversion mode

When  $V_{GS} < V_t$ :


$$I_d = 0$$



## Triode mode or linear region (the ohmic mode)

When  $V_{GS} > V_t$  and  $V_{DS} < (V_{GS} - V_t)$


$$I_d = k' \frac{W}{L} \left[ (v_{gs} - v_t) v_{ds} - \frac{1}{2} v_{ds}^2 \right]$$





## Saturation or active mode

When  $V_{GS} > V_t$  and  $V_{DS} \geq (V_{GS} - V_t)$


$$I_d = \frac{1}{2} k' \frac{W}{L} (v_{gs} - v_t)^2$$



# Notation



Current  
Notation




Voltage  
Notation

# Input Voltage


$$V_{GSp} = V_{Gp} - V_{Sp}$$
$$= V_{in} - V_{dd}$$

$$V_{in} = V_{GSp} + V_{dd}$$
$$= V_{GSn}$$




$$V_{GSn} = V_{Gn} - V_{Sn}$$
$$= V_{in}$$



$$V_{SGp} = V_{Sp} - V_{Gp}$$
$$= V_{dd} - V_{in}$$



# Output Voltage




$$\begin{aligned}V_Q &= V_{DSp} + V_{Sp} \\&= V_{DSp} + V_{dd}\end{aligned}$$


$$\begin{aligned}V_Q &= V_{DSn} + V_s \\&= V_{DSn} + V_{ss} \\&= V_{DSn}\end{aligned}$$

$$V_{out} = V_{DSp} + V_{dd} = V_{DSn}$$





# Characteristic Curves (1)



# Characteristic Curves (2)






# Characteristic Curves (3)



# Characteristic Curves (4)

$$V_{in} = V_{GSp} + V_{dd} = V_{GSn}$$

$$V_{out} = V_{DSP} + V_{dd} = V_{DSn}$$






# Characteristic Curves (5)




$$V_{in} = V_{GSp} + V_{dd} = V_{GSn} \quad \star$$

$$V_{out} = V_{DSP} + V_{dd} = V_{DSn}$$



$V_{in}$	0	1	2	3	4	5
$V_{GSp}$	-5	-4	-3	-2	-1	0
$V_{GSn}$	0	1	2	3	4	5




# Characteristic Curves (6)




# Voltage Transfer Curve (1)





# Voltage Transfer Curve (2)



# Voltage Transfer Curve (3)



# Noise Margin




# Transconductance Parameter (1)

When  $V_{GS} > V_t$  and  $V_{DS} < (V_{GS} - V_t)$

$$I_d = k' \frac{W}{L} \left[ (v_{gs} - v_t) v_{ds} - \frac{1}{2} v_{ds}^2 \right]$$

When  $V_{GS} > V_t$  and  $V_{DS} \geq (V_{GS} - V_t)$





$$I_d = \frac{1}{2} k' \frac{W}{L} (v_{gs} - v_t)^2$$







$$\beta_p = k' p \left( \frac{W}{L} \right)_p$$

$$\beta_n = k' n \left( \frac{W}{L} \right)_n$$




# Transconductance Parameter (2)



# Rising and Falling Time







# Rising and Falling Time




$$\frac{\beta_n}{\beta_p} > 1 \quad \frac{R_n}{R_p} < 1$$

$$\frac{t_f}{t_r} = \frac{2.2\tau_n}{2.2\tau_p} \quad \frac{\tau_n}{\tau_p} = \frac{R_n C_{out}}{R_p C_{out}} = \frac{R_n}{R_p} < 1$$

# Propagation Delay



# Load Capacitance



$$C_{in} = 3 C_g$$

## Big Capacitance

- A signal connected off-chip
- A signal with very long wire
- A clock signal driving many flip-flops

# Characteristic Curve

---

## References

- [1] <http://en.wikipedia.org/>
- [2] <http://www.allaboutcircuits.com/>
- [3] W. Wolf, "Modern VLSI Design : Systems on Silicon"
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"