2 AD A 0 3

Asynchronous Serial Interface for Connecting a PDP-11 to the ARPANET (BBN 1822) by

Ronald C. Crane

July 1976

Technical Report No. 116

The views and conclusions contained in this document are those of the author and should not be interpreted as necessarily representing the official policies, either express or implied, of the Defense Advanced Research Projects Agency or the United States Government.

This research was supported by the Defense Advanced Research Projects Agency under ARPA Order No. 2494, Contract No. MDA903-76C-0093.




MAR 22 1977

COPY AVALATE PERMIT FULLY LAS

DIGITAL SYSTEMS LABORATORY ELECTRONICS LABORATORIES STANFORD UNIVERSITY · STANFORD, CALIFORNIA



DISCLAIMER NOTICE



THIS DOCUMENT IS BEST QUALITY AVAILABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY. UNCLASSIFIED

ILCURITY CLASSIFICATION OF THIS PAGE (When Data Entered) READ INSTRUCTIONS **REPORT DOCUMENTATION PAGE** BEFORE COMPLETING FORM DEPORT NUMBER 2 GOVT ACCESSION NO TR #116 4 TITLE (and Subt Set TYPE OF REPORT & PERIOD COVERE Asynchronous Serial Interface for Connecting a Technical Report, 6 PDP-11 to the ARPANET (BBN 1822) . JULY 1976 6 PERFORMING ORG REPORT NUMBER AUTHORIS 8. CONTRACT OR GRANT NUMPERIS Ronald C./Crane MDA903-76C-0093, ARPA Order Mo - 2494 PERFORMING OBLAMIZATION NAME AND ADDRESS 10 PROGRAM LLEMENT, PROJECT AREA & WORK UNIT NUMBERS Stanford Electronics Laboratories Stanford University 6110 Stanford, CA 94305 12 REPORT DATE 13 NO OF PAGES Defense Advanced Research Projects Agency Jul 😰 🚺 76 49 15 SECURITY CLASS. (of this report) Information Processing Techniques Office 1400 Wilson Ave., Arlington, VA 22209 UNCLASSIFIED 14 TORING AGENCY NAME & ADDRESS (if diff. from Controlling Office) Mr. Philip Surra, Resident Representative 15a DECLASSIFICATION DOWNGRADING Office of Naval Research SCHEDULE Durand 165, Stanford University DISTRIBUTION STATEMENT (of this report) Reproduction in whole or in part is permitted for any purpose of the U.S. Government REPORT ON STATEMENT (of the abstract entered in Block 20, if different from report) 1 SUPPLEMENTARY NOTES I FEY WORDS (Continue on reverse side if necessary and identify by block number) BBN 1822 INTERFACE, HOST-IMP IN'ERFACE, LSI-11, PDP-11, DRV-11, DR11-C. PACKET-RADIO-HOST INTERFACE, ASYNCHRONOUS SERIAL INTERFACE, ARPANET O ABSTRACT (Continue on reverse side if necessary and identify by block number) This report describes an interface to permit the connection of any PDP-11 to either the Packet radio network or the ARPAnet. The interface connects to an IMP on one side, meeting the specifications published in BBN report number 1822, and to a 16 bit parallel interface (DRV-11 or DR11-C) as described in the DEC peripherals and interfacing handbook. The interface card itself is a double height board (5.2"x8.5") which can be plugged into any peripheral slot in a PDP-11 backplane. The interface card is connected to the parallel interface card via two cables with Berg 40 pin connectors (DEC H-856) and to the IMP via DD 1 JAN 73 1473 UNCLASSIFIED SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered) EDITION OF 1 NOV 65 IS OBSOLETE 403071

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered) 19 KEY WORDS (Continued)

20 ABSTRACT (Continued)

an Amphenol bayonet connector (48-10R-18-31S). All 3 cables and connectors are supplied with the I/O interface card. The parallel interface card (DEC DR11-C or DRV-11) together with the special I/O interface card described in this report comprise the 1822 interface. The report includes description of the operation of circuits, programming, and diagnostics for the 1822 interface.

fitter on file

DD, FORM 1473(BACK) EDITION OF 1 NOV 65 IS OBSOLETE

ASSTER 1718 \mathbb{T}^{1}

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

Asynchronous Serial Interface for Connecting a PDP-11 to the ARPANET (BBN 1822)

Technical Report No. 116

July 1976

Ronald C. Crane Digital Systems Laboratory Departments of Electrical Engineering and Computer Science Stanford University Stanford, California

No. iN.

ABSTRACT

This report describes an interface to permit the connection of any PDP-11 to either the Packet radio network or the ARPAnet. The interface connects to an IMP on one side, meeting the specifications published in BBN report number 1822, and to a 16 bit parallel interface (DRV-11 or DR11-C) as described in the DEC peripherals and interfacing handbook. The interface card itself is a double height board $(5.2^{\circ}x8.5^{\circ})$ which can be plugged into any peripheral slot in a PDP-11 backplane. The interface card is connected to the parallel interface card via two cables with Berg 40 pin connectors (DEC H-856) and to the IMP via an Amphenol bayonet connector (48-1 \emptyset R-18-31S). All 3 cables and connectors are supplied with the I/O interface card. The parallel interface card (DEC DR11-C or DRV-1!) together with the special I/O interface card described in this report comprise the 1822 interface. The report includes descriptions of the operation of circuits, programming, and diagnostics for the 1822 interface.

KEY WORDS

BBN 1822 INTERFACE, HOST-IMP INTERFACE, LSI-11, PDP-11, DRV-11, DR11-C PACKET-RADIO-HOST INTERFACE, ASYNCHRONOUS SERIAL INTERFACE, ARPANET

The views and conclusions contained in this document are those of the author and should not be interpreted as necessarily representing the official policies, either express or implied, of the Defense Advanced Research Projects Agency or the United States Government.

This research was supported by the Defense Advanced Research Projects Agency under ARPA Order No. 2494, Contract No. MDA903-76C-0093



Contents						
Introduc	tion	3				
1.1	Block Diagram	3				
Transmit	Section	5				
2.1	Host Power Relay	5				
2.2	Data Section 2.2.1 Data Path 2.2.2 Handshaking Proced 2.2.3 Last Host Data Bit 2.2.4 Transmit Enable 2.2.5 Initialize Pulse 2.2.6 Load Pulse 2.2.7 Interrupt Request					
Receive	Section	10				
3.1	IMP Power Sensing	10				
3.2	Data Section 3.2.1 Interrupt Request 3.2.2 Initialize & Read 3.2.3 Bit 15 Output 3.2.4 Data 3.2.5 Bit Count 3.2.6 Receiver Timing	10 Pulses				
Electric	al Specifications	16				
4.1	Line Drivers and Receivers					
4.2	Power Distribution on Board					
Changing	Time Delays	19				
Connecto	rs	20				
6.1	Loopback Test Connector	21				
Programm	ing	23				
7.1	Status Register	23				
7.2	Input and Output Buffers	23				
	<pre>1.1 Transmit 2.1 2.2 Receive 3 3.1 3.2 Electric 4.1 4.2 Changing Connecto 6.1 Programm 7.1</pre>	Introduction 1.1 Block Diagram Transmit Section 2.1 Host Power Relay 2.2 Data Section 2.2.1 Data Path 2.2.2 Handshaking Proced 2.2.3 Last Host Data Bit 2.2.4 Transmit Enable 2.2.5 Initialize Pulse 2.2.6 Load Pulse 2.2.7 Interrupt Request 3.2 Data Section 3.1 IMP Power Sensing 3.2 Data Section 3.2 Data Section 3.2 Initialize & Read 3.2.3 Bit 15 Output 3.2.4 Data 3.2.5 Bit Count 3.2.6 Receiver Timing Electrical Specifications 4.1 Line Drivers and Receivers 4.2 Power Distribution on Board Changing Time Delays Connectors 6.1 Loopback Test Connector Programming 7.1 Status Register				

	7.3		Register Data Section Control Section	24					
	7.4	Receive Re 7.4.1 7.4.2	Data	25					
	7.5	Reference	Tables	26					
.0	Diagnostics								
	ð.l	8.1.1 8.1.2	rce/Sink Program Description of Program Running Source/Sink Program Source/Sink Program Listing	29					
	8.2		Running Scope Program Using Scope Loop	32					
	Appendix			34					
	А	DR11-C Spe	cifications	35					
	В	Parts list	for Interface	40					

This report describes an interface to permit the connection of any PDP-11 to either the Packet radio network or the ARPAnet. The interface connects to an IMP on one side, meeting the specifications published in BBN report number 1822, and to a 16 bit parallel interface (DRV-11 or DR11-C) as described in the DEC peripherals and interfacing handbook. The interface card itself is a double height board (5.2"x8.5") which can be plugged into any peripheral slot in a PDF-11 backplane. The interface card is connected to the parallel interface card via two cables with Berg 40 pin connectors (DEC H-856) and to the IMP via an Amphenol bayonet connector (48-10R-18-31S). All 3 cables and connectors are supplied with the I/O interface card. The parallel interface card (DEC DR11-C or DRV-11) together with the special I/O interface card described in this report comprise the 1822 interface.

Except for differences in bandling the IMP power relay status, this interface reflects the current prototype as constructed by SRL. In the SRI unit, an interrupt is continuously generated when the IMP goes down. The interrupt generation can be stopped by disabling the receiver, after which it is necessary to poll the interface to see if the IMP comes back up. The interface described here generates one interrupt on each change of state of the IMP.

The following sections describe the operation of circuits, programming, and diagnostics for the 1822 interface.

Block Diagram

The block diagram shows the basic parts of the special I/O interface card and its connections to the parallel interface card and the IMP.

The parallel interface card performs interrupt control on the PDP-11 unibus. It has 3 addresses on the Unibus; the control and status register, the output register, and the input gate. The status register includes both the interrupt enable bits as well as the transmit and receive enable bits. The output register is a buffer whose contents change only when the interface is loaded (written into). The input gate does not contain a buffer. Its function is only to gate its input signal to the Unibus. Thus the data sections of the I/O card need only store data for the receiver, but not the transmitter. A block diagram and description of the parallel interface unit supplied by DEC are in the appendix.

In the following section, the reader is referred to the block diagram as well as the circuit and timing diagrams that follow.




Figure 1 FUNCTIONAL BLOCK DIAGRAM

The transmitter has two independent sections. One is the power relay and the other is the data section.

2.1 Host Power Relay

Bits 12 and 13 in the output register control the host power relay contacts. They are the R and S inputs to an R-S flip flop. Setting bit 12 closes the contacts, and setting bit 13 opens the contacts. If both bits are on, the contacts will be closed. If both bits are simultaneously cleared after both being set, the resulting contact position is indeterminate.

Last State	New	State	<u>Contact Status</u>
Bit Bit	Bit	Bit	
13 12	13	12	
(any)	Ø	Ø	No change
(any)	Ø	1	Contacts closed
(any)	1	Ø	Contacts open
(any)	1	1	Contacts closed
1 1	Ø	Ø	Indeterminate
Initialize	Pulse		Contacts open

Bits 12 and 13 need to be set only once, as can be seen from the table, since the state of the relay remains at its previous setting when bits 12 and 13 are both zero.

Since the transmit register cannot be used to read out the state of the relay, bit 13 of the receive register is used for that purpose. Bit 13 is a 1 if the contacts are open, and 0 if they are closed.

Bit	13	of	INBUF	Contact	position		
	Ø			CLOSED	(Hosi	power	on)
	1			OPEN	(Host	power	off)

The relay used is a Magnecraft W107-D1P-1 reed relay. Magnecraft claims the contact bounce is less than 500 microseconds. Therefore to be safe, no data should be transmitted until 1 millisecond after the relay is closed. This means that bit 12 of the transmit register (OUTBUF) must be set before transmit enable is set to prevent the interface from transmitting a byte when the power bit is set.

2,2 Data Se ion

The data section of the transmitter is an 8 bit parallel to serial converter implemented with a multiplexer. The 8 bit data byte and control information are supplied by the DR11-C whose output buffer holds these values until they are replaced by new data and control information.

2.2.1 Data Path

The actual parallel to serial conversion is done by an 8 line multiplexer (74152), which selects bits 7 to 0 of the output buffer and directly feeds the output driver. The bit selection is done by the low order 3 bits of a 4 bit binary counter (74193). The counter starts at zero and is advanced one count each time the RFNHB (Ready for Next Host Bit) line makes a high to low transition. On the 8th count the high order bit becomes a 1 and is used to inhibit further counting and also to generate a transmit interrupt request.

2.2.2 Handshaking Procedure

when the RFNHB line goes high, and transmit enable is a 1 (enabled), the TYHB (There's Your Host Bit) line goes high indicating availability of a data bit. RFNHB eventually goes low indicating acceptance of data. This triggers the 74123 pulse generator generating a pulse T4 seconds long (nominally 1 microsecond). The leading edge of the pulse advances the counter. The TYHB line is held low for at least the duration of the pulse, and possibly longer if the RFNHB line remains low for longer than the pulse duration. Using the pulse generator provides a straightforward method of meeting the minimum pulse width requirements for the 2-Way handsmake. This is useful when operating over long cables. For systems using only a 4-Way handshake, a simple time delay would suffice as long as it is long enough to allow the counter and multiplexer to settle after being advanced (See transmit Liming diagram for details).

2.2.3 Last Host Data Bit (LHDB) Signal

The LHDB signal is asserted if the Last Byte signal is present (bit 11 in OLTBUF is a 1) and the counter is selecting the last bit of the byte to be transmitted. The timing for this signal coincides with the timing for the data signal.

2.2.4 Transmit Enable

The transmit enable signal is used to gate out the interrupt request signal as well as to hold off data transmission while it is low. When the transmit enable signal is returned to the "l" (enabled) state, the transmitter waits for new data to be loaded into the output register (OUTBUF) before starting transmission. This means that the transmit enable line cannot be used to turn the transmitter on and off in the middle of a byte since the remainder of the byte would never be transmitted. 2.2.5 Initialize Pulse

The initialize pulse resets the counter to zero and opens the host power relay contacts. It also clears the registers in the DRV-11, thus clearing the transmit enable signal.

2.2.6 Load Pulse


The load pulse resets the counter and holds the TYHB line low for the duration of the load pulse (nominally 300 nano-seconds). If it is the first load pulse after the transmit enable line has been raised (=1), it also clears the hold-off flip-flop. The hold-off flip flop prevents handshaking from occurring until the first load pulse after the transmit enable line goes high.

2.2.7 Interrupt Request


A transmit interrupt can occur only after the last data bit has been received by the IMP and both of the following conditions have been met.

XMT enable is set (=1) Bit Ø in DRCSR XMT interrupt enable is set (=1) Bit 6 in DRCSR

If one wishes only to poll the interface, only the XMT enable needs to be set. Bit 7 of the status register (DRCSR) indicates the state of the INT A line. If an interrupt has been requested, bit 7 will be a one. If bit 6 is also set, an interrupt will actually occur.



PRECEDING PAGE BLANK-NOT FILMED



9

£

The receive section supplies one byte of data along with control information. The receiver is divided into two parts. One part senses the status of the IMP power relay contacts and the other part performs the handshaking and serial to parallel conversion.

3.1 IMP Power Jensing

IMP power relay contacts ground the filtered input to The: the inverter. The 39 ohm resistor, 5 microfarad capacitor and the 10K resistor provide some debouncing of the relay contacts. This supplies a signal through the inverters directly to the DRV-11 (bit 12). The high to low and low to high transitons generate a pulse via the EXCLUSIVE-OR gate and time delay which sets the power interrupt flip flop. See figure 4 illustrating the EXCLUSIVE-OR pulse generator. An interrupt request is generated if the receive enable bit set in the DECSR (bit 1). An interrupt will actually is occur if bit 5 is also set. These actions will occur independent of actions in the data section of the receiver. Bit 14 (=1) indicates that the interrupt was initiated by the IMP power relay (IMP recently down) and bit 12 indicates the current status of the IMP relay.

3.2 Data Section

The data path in this section is from the line receiver directly to the serial-in, parallel-out shift register (74164). The data is strobed into the shift register T1 sec. after the TYIB signal is asserted (=1). The time delay Tl allows deskewing of the signals on the TYIB line and the data and LDB lines. This time delay can be varied by changing the timing capacitor. After the data is strobed into the register, the RFNIB line is dropped (=0). It is held down for a minimum period of T2 sec. and possibly longer if the TYIB line has not dropped when T2 has elapsed. The RENIB line will not go high again until the TYIB line is This meets the requirement of the 4-way dropped. handshaking procedure. The period T2 occuring after the data is strobed into the register is to meet the minimum pulse width requirements when using the 2-way handshakin; procedure on long cables. The pulse width requirement at the INP end of the cable can also be met by changing the appropriate timing capacitor on the interface card.

3.2.1 Interrupt Requests

An interrupt request can be generated only if the Receive enable line is high (DRCSR bit 1 is 1) and one of the following is true:

- a) 8 bits have been received since the last intorrupt as counted by the 74193 counter.
- b) The Last Data Bit (LDB) flip flop has been set by receipt of an LDB signal.
- c) The power status flip flop has been set due to a change in the status of the IMP power relay contacts. (Connecting and disconnecting the cable will have the same effect.)

3.2.2 Initialize and Read Pulses

Both the read and the initialize pulses produce a pulse on the clear line in the interface. The initialize pulse is inverted and fed directly to the clear line. The trailing edge of the read pulse indicates that the data has been read from the register. The pulse generator T3 generates a 1 microsecond pulse AFTER the trailing edge of the read pulse. When the clear line is lowered (=0), the register, flip-flops, and counter are cleared. T2 pulse generation is innibited and the TYIB input signal is held low for the duration of a clear pulse.

3.2.3 |Bit 15|Output

Bit 15 is the OR value of bit 14 (IMP recently down) and bit 11, the LIDB bit in the receive register. It is "1" only if the last bit of a packet has been received (the only time the LIDB line is asserted) or the the IMP has lost and/or regained power (its relay contacts changed position).

3.2.4 Data

The data bits appear in the low order byte of the receive register (bits 0-7). The most significant bit (MSB) or bit 7 is the first bit received from the line and the least significant bit (LSB) or bit 0 is most recently received bit.

3.2.5 |Bit|Count|

The three bits (8,9,10) indicate how many bits have been received since the last interrupt. If a number other than 0 appears in these three bits, a full byte has not been received. The bits are a binary number indicating how many bits have been shifted into the register. The data bits are shifted into the low order byte starting at bit 0 and moving toward bit 7. Thus, the MSB starts at bit 0 and moves toward bit 7, its final destination. If the bit positions were numbered 1 to 8 (LSB to ASB) instead of 0 to 7, then the bit count (10,9,8) is the position of the MSB. 000 means the ASB has reached its final destination.

3.2.6 Receiver Timing

See the timing diagrams for the receiver in figure 6.

0 1 1 0 A 0 0 1 0 8 9 1 **Truth Table** Output Inputs Exclusive OR Pulse Generator (on level transitions) IMP Power Relay Receiver Circuit Pulse Generator $Y = A\overline{B} + \overline{A}B$ Exclusive OR () J æ L. 4 R 5 • m 4 α 1.002 -11-1287 4 ъ. **1**⊢**1**1 ۹ 8 IMP PWR 1-Off 0-On \$10K = 5ut +5V -11. E E E E E E × ž


Figure 4 - EXCLUSIVE-OR Pulse Generator

×

13


7

,









This section provides details on the power wiring for the board and data on the line drivers and receivers.

4.1 Line Drivers and Receivers (DM 8820 and DM 8830)

The line drivers are National DM 7830/8830 differential balanced drivers. The receivers are National DM 7820/8820 differential balanced receivers. Connection details are shown in the figure showing drivers and receivers. The receivers provide a high impedence (2.5K or 5K) termination of the line, with protective clamping at + and - 4 volts with respect to ground. When an input is out of the + or -4 volt range, the input impedence from the out of range input to ground is 180 ohms. The maximum input voltage for any input lead should be held to + or - 10 volts with respect to ground. This is the dissipation limit of the protection circuit.

The cutputs are balanced differential and provide a 1.2 volt differential voltage swing with a +.6 volt common mode voltage (both measured open circuit).

Logic State Output A B 0 0 V +1.2 V 1 +1.2 V J V

The output impedence is 130 ohms differential balanced with respect to ground (or 65 ohms to ground from each side).

4.2


Power Distribution

The power distribution is shown in figure 8.

Figure 7


Line Drivers & Receivers Electrical Specifications

I. Drivers: Differential Balanced Drivers (130 ohms balanced, 65 ohms each side to ground)



Inj	out	Ou	tputs	(volts)
Logic	Voltage	A	В	
0	O V	0	1.2	
1	3 V	1.2	0	

II. Receivers Balanced Differential, NO termination



Diodes are 1N4148 or equiv.

Typical threshold voltage is 100 mV.

Non-inverting input resistance is 2.5K ohms to ground. (pins 3 & 11)

Inverting input resistance is 5K ohms to ground (pins 1 & 13). Protection clamps input to receiver at \pm 4 volts. 180 ohm $\frac{1}{4}$ watt input resistor will fail with sustained inputs above 10 volts.

The 7820 and 7830 operate over the military temperature range (-55°C to 125°C). The 8820 and 8830 operate over the commercial temperature range (0°C to 70°C).




Figure 8 - POWER DISTRIBUTION

If -12V is not available, leave resistor unterminated. The Zener will still protect against negative transients.

*

Changing Time Delays

The value of the time delays is linearly proportional to the value of the timing capacitor over reasonable values of time delay. Thus to change the time delays, the timing capacitors should be changed accordingly. All time delays shown are set to one microsecond.

Connectors

The I/O interface card makes 4 connections to the outside world.

a) Edge connector on the card. DEC double height board. +5 volts and ground are used. Current consumption is about 600 mA.

b) Berg 40 pin connectors (2), one for input and one for output to parallel interface. They are labeled J1 and J2 corresponding to DEC nomenclature. (Pin numbers at the top of the schematics indicate the connector number and pin number. Connector 2, pin VV is 2-VV.) The connector number is DEC H-856


c) Amphenol 31 pin female bayonet connector. This is specified by the BBN 1822 report. The pin numbers for this connector are on the bottom of the schematics along with the signal name. The connector is Amphenol number 48-10R-18-315.

Loopback	Test	Connector
Doopback	1000	

Originate	Destination	Signal
Pin No.	Pin No.	Name
1	21	+ LDB
2	22	- LDB
3	23	+ Data
4	24	- Data
5	19	+ TYB
6	20	- TYB
7	17	+ RFNB
8	18	- RFNB
11	13	Power Relay
12	14	Power Relay

6.1

•



J1 or J2 Connector Pin Locations

Figure ⁽⁾ - Berg Connector Pin Locations

Programming

The programmer has 3 registers to deal with in programming the interface: the status register, the input buffer, and output buffer.

7.1 Status Register

This register has 4 read/write enable bits, and 2 read only status bits. There are two enable bits, one each to allow operation of the transmitter and receiver. The two status bits indicate whether a receive interrupt request has occurred. An interrupt request can occur only if the respective transmitter or receiver has been enabled. An interrupt will actually occur if the appropriate interrupt enable bit (one for receive & one for transmit) has also been set.

7.2 Input and Output Buffers

Both the input and output buffers are divided into a data section (bits \emptyset :7) and a control section (bits ϑ :15). The user should not write into the transmit register or read from the receive register if they are in the process of transmitting or receiving a byte of data. Reading or writing into a register while it is in the process of transferring a byte may cause some bits to become lost and/or out of synchronization. This can be avoided by waiting until either an interrupt or interrupt request (as seen in the status register) is present before accessing the register.

7.3 Transmit (Output) Register

One byte of data will be transmitted each time this register is loaded if the transmit enable bit is set. Any old data will be cleared upon loading, independent of the state of transmit enable.

7.3.1 Data Section (Bits 0:7)

Bit \emptyset is least significant bit. Bit 7 is the most significant bit and is the first bit to be transmitted.

7.3.2 Control Section

Bit 11 (LHDB) - If this bit is set, the last host data bit line will go high during the transmission of the last data bit in the byte (bit \emptyset).

Bit 12 - Host Power Relay Set- If this bit is set, the host power relay contacts will be closed indicating host is up. This bit need be set only once since the interface will latch the value. Either an initialize pulse or setting bit 13 will clear the Latch. The latch will remain in the last state to which it was set. Bit 13 of the receive register contains the status of the latch.

Although the power latch can be set any time, it is recommended that the relay be turned on before the transmit enable bit is set in the status register. This prevents a data byte from being transmitted when the relay is turned on. It is important because the host must wait until the contacts have solidly closed before transmitting data which is approximately 1 mS for the relay used.

Bit 13 - Host power relay clear - Setting this bit clears the HOST power relay.

7.4.0 Receive Register

Reading the receive register clears the receive buffer making it ready for another byte. Thus program testing of control bits should be done after the contents of the receive register have been moved elsewhere. If the receiver wishes to suspend receipt of more data he can:

- a) Not read the receive register.
- b) Clear recieve enable after a receive interrupt and then read the receive buffer. In this case he has access to all data accepted by the interface and blocked data at the entry point to the interface.
- c) Clear receive enable without waiting for an interrupt. In this case some bits may be lost. Setting receive enable will start the receiver again, but not necessarily where it left off.
- 7.4.1 Data (Bits 0:7)

Bit 0 is LSB and the last one received from the line. Bit 7 is MSB and the first one received from the line.

- 7.4.2 Control
- Bits 8,9,10 Point to last bit received in byte.
- Bit 11 (=1) Indicates last data bit line was asserted concurrently with receipt of the last data bit.
- Bit 12 IMP Power status. Indicates current status of the IMP power relay.
- Bit 13 Host power relay status. Ø ON 1 OFF
- Bit 14 Indicates the IMP has been down since the last interrupt was serviced. (i.e. the interrupt was generated by IMP changing status.) (see bit 12 for current status)
- Bit 15 Either bit 11 or 14 is a 1. This bit being set indicates the current interrupt requires special handling either because it is the last byte of a packet, or the IMP has been down.

Programming the 1822 Interface (with the DRV-11 or DR11-C)

The bus address and interrupt vector locations shown are for the first DR11-C (DRV-11) in a system. If there is more than one DR11-C, or other devices competing for the same address area, the proper numbers may not be the ones shown. Check the appropriate system documentation and/or the hardware address jumpers on the DR11-C to be sure.

RCV Req.			1	lot V	sed			XMT Req.	XMT Int. A	RCV Int.B	Not	Used		RCV Enable	XMT Enable
B				- 1 - 1000 - 2111				A	Enable	Enable				(CSRI)	CSR 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<u> </u>	_	-	+			-1									l

Control and Status Register - DRCSR 167770

N U	sed	Host	Host	Last Byte	Not Used					DATA					
15	14	Pwr. 13	Por. 12	11	10	9	8	7,	6	51-	4	3	2	1	0

Transmit Register - OUTBUF 167772

1 V 14	IMP was	NO Host	NO IMP	Last Byte	Bit Count			DATA							
11.1.14	down	Pwr.	Pwr.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Receive Register - INBUF 167774

Bit Function

- Bit 15- This bit indicates that the DRV-11 has received a request from the interface to generate an interrupt. If bit 5 of this register is set, an interrupt will occur. This bit is read only.
- Bit 14-8 NOT USED
- Bit 7 This bit indicates that the DRV-11 has received a request from the interface to generate a transmit interrupt. If bit 6 of the interface is set, an interrupt will occur. This bit is read only.
- Bit 6 Transmit interrupt ENABLE- Setting this bit allows interrupts to be generated upon completion of transmission of each byte of data. This bit is read/write.
- Bit 5 Receive interrupt ENABLE- Setting this bit allows interrupts to be generated upon receipt of each byte of data and/or a change in the status of the IMP power bit in the interface. This bit is read/write.

Bits 4-2 NOT USED

- Bit 1 Receive enable- Setting this bit enables the receiver (by allowing the RFNB line to go high). The interface will then receive bits until either it is full, or it receives the last data bit (LDB) signal. At this point the interface stops and requests an interrupt. It will not accept any new bits until the present load of bits is read from INBUF. This bit is read/write.
- Bit 9 Transmit enable-Setting this bit enables the transmitter (by allowing the TYB line to go high). The interface will transmit all bits which are loaded into OUTBUF after this bit is enabled. This bit is read/write.

Transmit Register OUTBUF 167772

All bits are read/write. Transmission of a byte is initiated each time OUTBUF is loaded, the transmitter is enabled (bit 0 of DRCSR is set).

Bit Function

15-14 Not used

- 13 Setting this bit releases the Host relay contacts. This bit need be set only once, as the interface holds the information in a latch. Either bit 13 OR bit 12 should be set. NOT BOTH.
- 12 Host Power Set- This bit sets the Host relay contacts. As with bit 13, this bit need be set only once, since the interface holds the information in a latch. Either bit 13 or bit 12 should be set. NOT BOTH. No data should be sent until at least 1 millisecond after this bit is set to allow for relay contact bounce.
- 11 Last Data Byte- This bit causes the last data bit (LDB) line to go high concurrently with the transmission of the last bit of the byte. This is typically set with the last byte of a packet.
- 18,9,8 NOT USED (On the early unit, these bits indicated the last bit position to be transmitted within the byte.)
- 7-8 DATA (Bit 7 is the high order byte, and bit 0 is the low order byte.)

Receive Register INBUF 167774

The interface will receive bits until either it is full, or it receives the last IMP data bit (LIDB) signal. At this point the interface stops and requests an interrupt. It will not accept any new bits until the present load of bits is read from INBUF.

- BIT FUNCTION
- 15 Special conditon If set, the byte of data just received requires special handling. (i.e. it is either the last byte of a packet, or there has been a change in the status of the IMP relay contacts (IMP recently down).
- 14 IMP just went down or IMP has been down and just came up

0 - No change in IMP status
1 - IMP has been down recently

(see bit 12 for current status).

1 - HOST power relay contacts open (OFF)

12 IMP POWER- Indicates the current status of the IMP power relay. The bit should be interpreted as follows: 0 - IMP power ON 1 - IMP power OFF

(See bit 14 to determine if the interrupt was generated by the power circuit.)

- 11 LAST BYTE If this bit is set, the data byte is the last one in a packet. Bits 8,9,10 should be checked to determine the position within the byte of the last bit transmitted.
- 10,9,8 Bit Count The three bits (10,9,8) indicate how many bits have been received since the last interrupt. If a number other than 0 appears in these three bits, a full byte has not been received. The bits are a binary number indicating how many bits have been shifted into the register. The data bits are shifted into the low order byte starting at bit 0 and moving toward bit 7, its final destination. If the bit positions were numbered 1 to 8 (LSB to MSB) instead of 0 to 7, then the bit count (10,9,8) is the position of the MSB. 000 means the MSB has reached its final destination (position 8).
- 7-0 DATA Bit 7 is the MSB of the data byte and is the first bit of the byte to be received from the IMP.

INTERRUPT VECTORS FOR THE INTERFACE

Transmit	Inte	rrupt Vector
Loc.	Con	tents
300 302	XMT 200	=(PC) =(PS)
Receive	Intera	upt vector
Loc.	Cor	ntents
301 306	RCV 200	≖(PC) ≠(PS)

XMT- Address of transmit interrupt routine RCV- Address of receive interrupt routine

Alleria Amongolica

Diagnostics

It is assumed that the DR11-C or DRV-11 is functional before these tests are attempted. If the above is not true, the programmer/user has no means of accessing the special I/O card. If in doubt, the DR11-C tests should be run first.

8.1 Packet Source/Sink

8.2 Scope Loop

8.1 Packet Source Sink Program

8.1.1 General

The packet source and sink program can be used to make the interface do handshaking for hardware and software checkout purposes.

The transmit part continuously loads the contents of 16 sequential memory locations into the transmit buffer. The low order byte is transmitted as data. Bit 11 of the nigh order byte may be set both as an end of packet indicator and also to test the LDB lines in the interface.

The receive or sink program circularly fills a 16 word area in memory with the contents of the receive register. The user may stop the program at any time to see the contents of the last 16 bytes received.

8.1.2 Running Source/Sink Program

A) Location 602 determines what the program does. It is loaded into the control and status register of the interface. It should be loaded with one of the following.

101 Transmit Only
42 Receive Only
143 Transmit & Receive

- B) Locations 440 to 476 (octal) contain the transmit buffer. They should be filled with the data and control as the user wishes. Words from the buffer are successively loaded into the output buffer of the interface.
- C) Load the program into memory using ODT or switch register. Alternately assemble the listing and load it from some storage device.
- D) The program starts at location 600 (octal) after it is loaded.

8.1.3	Source/Sink Program
Memory Contents location (octal) (octal)	Function
300 1000 302 200 304 700 306 200	- Interrupt Vectors /
400 436	\ - Receive Buffer l6 words (8 received bytes) /
440 476	\ - Transmit Buffer 16 words (8 transmitted bytes) /
60012737602see table604167770606127056104406121270461440061612706	MOV C(loc 602),DRCSR 101-Transmit 42-Receive 143-Both R5=440 R4=400 R6=2000
620 2000 622 12537 624 167772 626 777	MOV (R5)+,OUTBUF Start transmitter BR 626 Wait loop
700 13724 702 167774 704 22704 706 440 710 1002 712 12704 714 400 716 2	MOV INBUF, (R4) + COMP #440,R4 BNE 716 R4=400 RTI
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	MOV (R5)+,OUTBUF COMP #500,R5 BNE 1016 R5=440 RTI
167770 167772 167774	DRCSR OUTBUF INBUF

8.2	Scope Loop Program
8.2.	1 Running Scope Loop Program
A)	Load Source/Sink program in 8.1.3 .
B)	Location 602 should be 143 (transmit & receive)
C)	Locations 440 to 446 should be:
	440 000000 442 000002 444 000200 446 004001
D)	Change contents of location 1006 from 500 to 450 so transmitter loops after 4 bytes.
E)	Start program at location 600 (octal).

÷

Using Scope Loop

The loop program transmits two word packets. They are transmitted continuously. They are:

Word 1 000002 octal

Word 2 100001 octal

The most significant bit (MSB) of each word is transmitted first. Thus, the bytes are sent as follows:

Memory Location	Byte No.	Oct MSB	al LSB	Bina MSB	ary LSB		
440 442 444 446	1 2 3 4	000 002 200 001		0000000 000900 1000000 0000000	LØ 30	asserted s of byte	

The last host data bit (LHDB) line is asserted with the last bit (LSB) of the second word.



Scope Pattern for Test Program (with loopback connector) Appendix

А	DR11-C Specifications	35
	(from DEC Peripherals and Interfacing Handbook)	
n	Parts list for Interface	40



DR11-C

DESCRIPTION


The DR11-C is a general-purpose interface between the PDP-11 UNIBUS and a user's peripheral. The DR11-C provides the logic and buffer register necessary for program-controlled parallel transfers of 16 bit data between a PDP-11 System and an external device. The interface also includes status and control bits that may be controlled by either the orgam or the external device for command, monitoring, and interrupt functions.

The DR11-C interface consists of three functional sections: address seection logic, interrupt control logic, and device interface logic. The address selection logic determines if the interface has been selected for use, which register is to be used, if a word or byte operation is to be performed, and what type of transfer (input or output) is to be performed.

The interrupt control logic permits the interface to gain bus control and perform program interrupts to specific vector addresses. The interrupt enable bits are under program control; the interrupt bits are under control of the user's device.

The DR11-C interface logic consists of three registers: control and status, input buffer, and output buffer. Operation is initialized under program control by addressing the DR11-C to specify the register and the type of operation to be performed. If an output operation is specified, information from the UNIBUS is stored in a 16-bit register. Once this register has been loaded under program control (e.g., MOV RO, OUTBUF), the outputs are available to the device until the register is loaded with new data from the bus. The register can also be read onto the bus. Upon transfer of data to the buffer register, a NEW DATA READY control signal is supplied to indicate to the user's device that data has been loaded by means of a DATO or DATOB tuse cycle and is read by means of a DATO or DATOB When an input operation is specified, the DR11-C provides 16 lines of input to UNIBUS transmitters. This perm ts data from the user's device to be read onto the bus. A control signal, DATA TRANSMITTED, informs the device that the input lines have been read. The input lines, which are not buffered, can be read by a DATI bus cycle (e.g., MOV fNBUF, RO).

The control and status register provides six bits that can be used to control and monitor user functions. Two of these bits are interrupt enable (INT ENB) bits under control of the program. Two bits (REQ A and B) are under direct control of the user's device and can only be read by the program. These bits can be used either to initiate interrupt requests of to provide flags that can be monitored by the program. The remaining two bits (CSRO and CSRI) are read, write bits that can be controled by the program. In the monitored by the program for the provide command or monitoring functions. In the monitored by the program to provide command or monitoring functions.



DR11-C	ferring to these addresses must also be modified accoulingly if the jumpers are changed. Control and Status Register (DRCSR) 767 770 The control and Status Register is used to enable interrupt logic and to project dejuser-defined command and status functions for the externative device.	Two REQUEST bits, which are under device control, may be used to pro- vide device status indications, or may be used to initiate interrupts when used with associated INT ENB (interrupt enable) bits which are under program control. Two other bits (CSR0 and CSR1) are controlled from the UNIBUS and serve as command bits.	Although the REQUEST and CSR bits can be used for any function the user desires, standard PDP-11 interface conventions attempt to allocate bit 15 for error conditions and bit 7 for ready indications and both of these bits can generate interrupt requests. In addition, bit 0 is normally used for start or go commands.	DRCSR Bit Assignments	NAME FUNCTION	REQUEST B This bit is under control of the user's device and may be used to initiate an interrupt sequence or to generate a flag that may be tested by the pro- gram.	when used as an interrupt request, if is set by the external device and initiates an interrupt provided the INT ENB B bit (bit 05) is also set.	When used as a flag, this bit can be read by the program to monitor external device status.	When the maintenance cable is used, the state of this bit is dependent on the state of CSR1 (bit 01). This permits checking interface operation by loading a 0 or 1 into CSR1 and then verifying that REQUEST B is the same value.	Read-only bit. Cleared by INIT when in Mainte- nance Mode.	REQUEST A Performs the same function as REQUEST B (bit 15) except that an interrupt is generated only if INT ENB A (bit 06) is also set.	When the maintenance cable is used, the state of REQUEST A is identical to that of CSR0 (pit 00).	Read-only bit. Cleared by INIT when in Mainte- nance Mode	4.203
	ferring to jumpers an Control and The contro pro de us device.	Two REQU vide device used with program of the UNIBU	Although thuser desire bit 15 for these bits used for str		BIT	15 RE(07 REG			
DR11-C	tenance mode, they are also used to check operation of the interface. A maintenance cable, which is supplied with the interface, permits checking of the DR11-C logic by loading the input buffer from the output buffer rather than from the user's device. Thus, a word from the bus is loaded into the output register and the same word appears when reading the input buffer, provided the interface is functioning properly.	The DR11-C can also be used as an interprocessor buffer (IPB) to allow two PDP-11 processors to transfer data between each other. In this case, one DR11-C is connected to each processor bus and the two UR11-Cs are cabled together, thereby permitting the two processors to communi- cate.	Physical Description The DR11-C interface is packaged on a single quad module that can be plugged into a small peripheral siot (SPC). The module has two Berg connectors for all user input/output signals. Two M971 connector boards, which are not supplied with each interface.		rather than a straight one-to-one cable.	The following accessories are available for interfacing: a. BCO3R (Berg-to-Berg) flat cable. Available in lengths of 1, 6, 8, 10, 12, 20, and 25 feet. When ordering, the dash number indicates the desired cable length; e.g., BCO3R-1 or BCO3R-25. b. M971 connector board. A single-height by 8-1/2 in. board that brings	the signals from one Berg connector to BCIIK-25 cable. Consists of a 20 twister nector on one end only. Available in 25 ft	d. H856 Berg connector. Includes an H856 Berg connector and 40 pins. Crimping tools are available from: Berg Electronics, Inc., New Cum- berland, Pa. 1707.3.	REGISTERS 3453 [10] 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15	Decurrant 15 0.01PUT DATA BUFFER	De Neur 76772 (13 INPUT DATA AFFE		The register addresses can be changed by altering the jumpers on the address selection logic. However, any programs or other software re-	4-202

36

DR11-C	Input Buffer Register (DRINBUF) 767 774 The input buffer is a 16-bit read only reguter that receives data from the user's device for transmission to the UNIBUS, Information to be read is provided by the user's device on the data IN signal lines. Because the input buffer consists of galing jogic rather than a flip-flop register, the data IN lines must be held until read onto the bus. The register is read	by a DATI sequence and the data is transmitted on the UNIBUS for transfer to the processor or some other device. When the input lines are read during a DATI sequence, a purked signal (DATA TRANSMITTED) is sent to the user's device to inform it that the transfer has been com- pleted. The transfer dege of the positive-going pulse indicates that this transfer is completed.	Whenever the maintenance cable is used, the input buffer register re- ceives data from the output buffer register rather than from the user's device. This permits checking of the interface logic by loading a word from the bus into the output register and verifying that the same word appears in the input buffer. Input and Output Signals	Outputs	Connector Pin	and and an	TA RDY . RANS. *	1 1 2 W ath can be changed
	3UF) 767 7 cad-only r- cad-only r- ca to the l ca on the region the until read	re data is some othe e, a pulse o inform it the positi	cable is u buffer rej ng of the it register t and Outp		Signal	00100 00101 001703 001703 001705	00100 001100 001100 001110 001113 001113 001113 001113 001113	CSRI INIT INIT INIT IVIT
	nput Buffer Register (DRINBUF) 767 774 The input buffer is a 16-brt read only reg- user's device for transmission to the UNI provided by the user's device on the dat nput buffer consists of galing logic rath data IN wes must be held until read ont	by a DATI sequence and the transfer to the processor or read outing a DATI sequence sent to the user's device to a eted. The thin user's device to the termine the completed.	Whenever the maintenance cerves data from the output device. This permits checkin from the bus into the output appears in the input buffer.	Inputs	Connector Pin		NUNUNUNUNUNU NUNUNUNUNUNU NUNUNUNUNUNU	CSRI NIT INIT INIT PLise s.gnals, approximately 403-ns w.od user.
	Input But The input user's de provided input but	the DA transfer t transfer t read dur sent to t p eted. T transfer i	Whenever actives da device. T from the appears i		S gnal	IN00 IN02 IN02 IN02 IN02 IN02 IN02 IN02	REC B A B A B A B A B A B A B A B A B A B	- Puise s user.
DR11-C	interrupt enable bit. When set, allows an interrupt sequence to be initiated, provided REQUEST A (bit 07) hecon es set. Can be loaded or read by the program (read/write bit). Cleared by INIT.	Interrupt enable bit. When set, allows an interrupt sequence to be initiated, provided REQUEST B (bit 15) becomes set. Can be loaded or read by the program (read/write bit). Cleared by INIT.	This but can be loaded or read (under program control) from the UNIBUS and can be used for a user-defined command to the device (appears only on Connector No. 1). When the maintenance cable is used, setting or clearing this bit causes an identical state in bit 15 (REQUEST B). This permits checking operation of	bit 15 which cannot be loaded by the program. Boad functor his 7000 has bounded or root by the and	gram). Cleared by INIT.	Performs the same functions as CSR1 (bit 01) but appears only on Connector No. 2. When the maintenance cable is used, the start, of this bit controls the state of bit 07 (REQUEST A). Read/write bit. Cleared by INIT.	Output Buffer Register (DROUTBUF) 767 772 Output Buffer Register (DROUTBUF) 767 772 The cutput buffer is a 15-hit read write register that may be read or loared from the UNIBUS. Information from the bus is loaded into this register under program control. At the time of loading, a pulsed signal (NEW DATA READY) is generated to inform the user's device that the register has been loaded. The trailing edge of the positive pulse should be used to allow the data to be loaded and settle on the user's input lines. Lata from the buffer is transmitted to the user's device on the data OUT lines by means of a DATO or DATOB bus cycle. The contents of the output buffer register may be read at any time by	means of a DATL or DATLP bus cycle. During the read operation, the out- put of the buffer is fed directly to the bus data lines. Whenever, the maintenance cable is used, the data from the output buffer is also applied to the input buffer register. This permits checking operation of the interface logic. The DROUTBUE is cleared by INIT.
	INT ENB A	ENB B	CSS			CSRO	t Buffer Regist atput buffer i from the UN i from the UN DATA, READY That READY that has been in ad to allow th E tata from th UT lines or m ontents of the	means of a DATE or DATEP bus put of the buffer is fed directly. Whenever, the implantemence of buffer is also applied to the in operation of the interface logic. The DROUTBUF is cleared by th
	Se	80	01			8	Outpu Dutpu The o The o toarst regist NEV De usi thes. data C	means put of Whene buffer cpcrat

The DROUTBUF is cleared by INIT.

4-204

4-205

DR11-C

	Connector No. 2		OPEN	DATA TRANS.	5	IN02	OPEN	1N02	GND	CSRO	GND	INIS	EIN	IN14	GND	REQ B	GND	1N12	IINI	01NI	GND	60N1		GND IN03	11:07	GND	INC6	OPEN	1N05	GND	1004	IONI	GND	LINI		
tions	Connector No. 1		OPEN	OUT00 OPEN		OPEN	UPEN	OPEN	GND	OUTOI	0UT04	GND		0UT05	00106	GND	0UT07	00103	GND	00108	00100	GND	01100	0UT11 0UT12		CSRI	GND	CUT13	0UT14	00115	GND	REQ A	GND	CUT02		
BC11K Connections	Pin		< 8	υC	3	ш I	J.	I	7	¥	_	Σι	۵.	Z	œ	S	H	D	>	3	×	7	4	AA BB	U,	20	ы	<u>لد</u> ا	H	7	XX	L	MM	Z	4-207	
BCIIK	Color		black wh-org	black		black	wh·gry	black	wh-red	b!ack	wh-grn	brown	green	brown	red	black	wh-blu	black	orange	black	wh-vio	black		brown veliow	tool t	blae	brown	crange	brown	blue	black	ycllow	brown	violet		
	Twisted Pair		black/white-orange	black/white-yellow		black/white-grey		black/white ed		black/white-green		brown/green		brown/red		black, white-blue		black/orange		black/white-violet		black/red		brown/yellow		Diack, Diuc	brown! orange		brown/blue		black/veilow		brown/violet			
	M971		berg Header Board	V AI		SS A2	RR B1		NN CI		КК D2	HH E2						Z KI Y K2		W 12	MI MI	IN I	2 Z Z				7 S2	H T2					B U1 U2			
S		Connector No. 1	e Pin	۲ د		-		u.	I -	×	_	Σz		er o	- ۲ در ۲	- ⊃		≥× ∞ c			AA															
nnectior		2 Conne	Name	OPEN		N H H	OPEN	OPEN	OPEN	OUTO	00104	GND	H HINI	OUT00	QND	outo	GND	00110		OUTIO	TINO	GND	CSRI	00113		avo	REQ A	OUTO	GND				GND NEW DATA		206	2
Pin Connections	DR11-C	Connector No.	Name	OPEN	GND	GND	INIT H	GND	H LINI	i Novi	IN04	GND	OPEN	90N1	GND	INCE	GND	BONI	CND CND	INIO		GND	REQ B	IN13	N14	GND	CSRO		OPEN	IN02	DATA	TRANS.	OPEN	5		-
			Pin	3	Bt	- 55	RR	dd	zz	M M	X			EE	8	ם מכ	AA	27	- ×	3	> :		s c	۲¢	z	ž	¥ -	, I	L	ш (20)	<u>(1)</u>	:		
	M971		Berg Header	< I	m o	20	ш	L									-	3>	< >	2	AA	38			<u>-</u>	Υ.Υ.	M L	NN	dd	XY V	3 F		27			
			Board	U2	5	222	12	E	21	::	S1	82	2 2	đ	Ž	z	Ĭ	2:	19	12	2	H2H	Ξſ	11	ដ	52	25	38	82	81	ALA		A2	ť		

0711-C

38

				DR11-C		DR11-C
black/vi slet	black violet	ер 88	GND 0UT02	GND	Signals:	NEW DATA READY—drives 30 units, positive pulse, 400-ns wide unless width changed by an external ca- pacitor
black ¦green	biack Ercen	SS	0ND 0PEN	GND		DATA TRANSMITTED—drives 30 unit loads, positive pulse, 400-ns wide unless width changed by an external
p:nk/white-red	pink wh-red	22	GND NEWDATA RDY	DY OPEN		capacitor INIT (initialize)—common signal on both connectors driven by one 30-unit load driver
					Data Inputs:	16-bit word from the external device
SPECIFICATIONS Lister:		Priority inte	Priority interrupt interface control	e control	Data Outputs:	16-bit word from the UNIBUS. Either a full word or an 8-bit byte (either high or low) may be loaded from the bus.
Input/output levels: (user interface)		logic 1 = + logic 0 = +	+3 <		Maintenance Mode:	A MAINT cable (supplied with basic system) jumpers the DROUTBUF outputs to the DRINBUF inputs and forces bits 15 and 7 to read as CSR1 and CSR0, respec-
Register Addresses Control and Status (DRCSR) Output Buffer (DROU1 BUF) Input Buffer (DRINBUF)	s (DRCSR) s (DRCSR) OUTBUF) vBUF)	767 770 767 772 767 774				tively.
2nd DR11-C 3rd DR11-C 4th DR11-C		767 760 to 767 764 767 750 to 767 754 (etc) (etc)	o 767 764 o 767 754 (etc)			
UNIBUS Interface Interrupt vector addresses:	ddresses:	floating (see	floating (see Appendix A) (2	A) (2 needed for		
Priority level: Bus load'ng:		BR5 (may land	BR5 (may be changed) I bus load			
Mechanical Mounting: Size:		1 SPC slot quad module	t Ule			
Input Current:		1.5A at +5V (no current a	-5V nt needed at -15V)	-15V)		
Miscellaneous:						
Inputs: 0	One standard TT ground and ±5V	d TTL unit +5V	load; diode pro	One standard TTL unit load; grode protection clamps to ground and ±5V		
Outputs: T	TTL levels ca following:	apable of d	riving 8 unit lo	TTL levels capable of driving 8 unit loads except for the following:		
	NEW D	ATA READY	NEW DATA READY = 30 unit loads	LS S		
	DATA T	RANSMITT	DATA TRANSMITTED = 30 unit loads	oads		
0	INIT (iritialize) = common sig driven by one 30-unit load driver	ze) == corr e 30-unit lo	nmon signal or lad driver	IN.T (initialize) = common signal on both connectors driven by one 30-unit load driver		-209
						ED7.4

39

4-208

Reference Number in Circuit	Ι.C	. Number				Price
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18		SN7404 SN7400 SN7402 SN7402 SN7474 SN74123 SN74123 SN74193 SN74164 DM8820 DM8820 DM8820 DM8830 SN74193 SN74193 SN74152 SN7400 Magnecraft W	107-DIP	-l Relay		.70 .55 .55 .55 .55 .55 .24 .2.4 .2.4 .3.30 5.55 3.69 3.69 3.69 3.69 3.69 3.69 3.69 3.69
Connectors						
		DEC H-856 DEC H-356 48-10R-18-315				8.08 5.68 52.90
Resistors	11 1/4	Watt 5%, \$.	06 ea.)			
1 8 1 6 3 1 1 4	5	39 ohm 100 ohm 120 ohm 180 ohm 1K ohm 3.3K ohm 10K ohm 22K ohm				.55 .48 .56 .95 .18 .05 .96 .24
Capacitors						
1 4 18 1 1	3	.002 mfd my 100 pf mica .01 mfd. cer 5 mfd tantal 10 mfd. tant	amic um	.13 ea	.25 ea.	.30 1.60 2.34 .45 .52
Diodes						• 72
2 19	1	3.6V .5 Watt 1N4148	zeners	1452278	.80 ea. .25 ea.	1.60 4.75
<u>Circuit Boar</u> Do		Electronics	1]-DE-1	.1		24.75
(excludes * 1976 Catal	labor, o og price	connecting win es	ce, sold	Total ler, etc.)	\$ 16	2.26

ARPA DISTRIBUTION

ARPA

Director (2 copies) ATTN: Program Management Advanced Research Projects Agency 1400 Wilson Boulevard Arlington, VA 22209

Defense Documentation Center (DDC) (12 copies) Cameron Station Alexandria, VA 22314

ARPA/IPT 1400 Wilson Boulevard Arlington, VA 22209

Dr. Robert Kahn Mr. Steven Walker

Bolt Beranek and Newman Inc. 50 Moulton Street Cambridge, MA 02138

Mr. Jerry D. Burchfiel Mr. R. Clements Mr. A. McKenzie Mr. J. McQuillan Mr. R. Tomlinson Mr. D. Walden

Cabledata Associates

Mr. Paul Baran Cabledata Associates, Inc. 701 Welch Road Palo Alto, CA 94304

California, University - Irvine

Prof. David J. Farber Department of Information and Computer Science University of California Irvine, CA 92717 California, University - Los Angeles

Professor Gerald Estrin Computer Sciences Department School of Engineering and Applied Science University of California Los Angeles, CA 90024

Professor Leonard Kleinrock Computer Sciences Department 3732 Boelter Hall University of California Los Angeles, CA 90024

Mr. William Naylor 3804-D Boelter Hall University of California Los Angeles, CA 90024

Collins Radio Group 1200 N. Alma Road Richardson, Texas 75080

Mr. Don Heaton Mr. Frederic Weigl

Defense Communications Engineering Center

Dr. Harry Helm DCEC, R-520 1860 Wiehle Avenue Reston, VA 22090

Hawaii, University of

Professor Norman Abramson The ALOHA System 2540 Dole Street, Holmes 486 University of Hawaii Honolulu, Hawaii 96822

Illinois, University of

Mr. John D. Day University of Illinois Center for Advanced Computation 114 Advanced Computation Building Urbana, Illinois 61801 Institut de Recherches d'Informatique et d'Automatique (IRIA) Reseau Cyclades 78150 Rocquencourt France

Mr. Louis Pouzin Mr. Hubert Zimmerman

Information Sciences Institute University of Southern California 4676 Admiralty Way Marina del Rey, CA 90291

Mr. Steven D. Crocker Mr. Keith Uncapher

London, University College

Prof. Peter Kirstein University College London D≘partment of Statistics & Computer Science 43 Gordon Square London WClH OPD, England

Massachusetts Institute of Technology

Dr. J. C. R. Licklider MIT Project MAC - PTD 545 Technology Square Cambridge, MA 02139

Mitre Corporation

Mr. Michael A. Padlipsky MITRE Corporation P. O. Box 208 Bedford, MA 01730

Network Analysis Corporation Beechwood, Old Tappan Road Glen Cove, New York 11542

Mr. Wushow Chou Mr. Howard Frank National Bureau of Standards Mr. Robert P. Blanc National Bureau of Standards Institute for Computer Sciences and Technology 20234 washington, D. C. Mr. Ira W. Cotton National Bureau of Standards Building 225, Room B216 Washington, D. C. 20234 National Physical Laboratory Computer Science Division Teddington, Middlesex, England TW11 OLW Mr. Derek Barber Dr. Donald Davies Mr. Roger Scantiebury Mr. P. Wilkinson National Security Agency 9800 Savage Road Ft. Meade, MD 20755 Mr. Dan Edwards Mr. Ray McFarland Norwegian Defense Research Establishment P. O. Box 25 2007 Kjeller, Norway Mr. Yngvar G. Lundh Mr. P. Spilling Oslo, University of Prof. Dag Belsnes EDB-Sentret University of Oslo Postbox 1059 Blindern, Oslo 3, Norway Rand Corporation 1700 Main Street Santa Monica, CA 90406 Mr. S. Gaines Dr. Carl Sunshine

Rennes, University of

M. Gerard LeLann Reseau CYCLADES U.E.R. d'Informatique B. P. 25A 35031-Rennes-Cedex, France

Stanford Research Institute 333 Ravenswood Avenue Menlo Park, CA 94025

Ms. E. J. Feinler Augmentation Research Center

Dr. Jon Postel (4 copies) Augmentation Research Center

Mr. D. Nielson, Director Telecommunication Sciences Center

Dr. David Retz Telecommunication Sciences Center

System Development Corporation

Dr. G. D. Cole System Development Corporation 2500 Colorado Avenue Santa Monica, CA 90406

Telenet Communications, Inc. 1666 K Street, N. W. Washington, D. C. 20006

Dr. Holger Opderbeck Dr. Lawrence G. Roberts Dr. Barry Wessler

Defense Communication Agency

Dr. Franklin Kuo 4819 Reservoir Drive Washington, D. C. 20007 Xerux Palu Alto Research Center 3333 Coyoto Hill Road Palo Alto, CA 94304

Mr. David Boggs Dr. R. Metcalte Mr. John Shoch Dr. William R. Sutherland

Stanford University

Mr. Ronald Crane, Digital Systems Laboratory Mr. Yogen Dalal -11 11 -11 11 11 Ms. Judith Estrin 11 Prof. Michael Flynn " 11 11 11 11 Mr. Richard Karp Dr. John Linvill, Electrical Engineering Mr. James Mathis, Digital Systems Laboratory 11 11 Mr. Darryl Rubin 11 н 0 11 Mr. Wayne Warren

COMPUTER FORUM MAILING LIST - 1976

BELL LABORATORIES

Dr. Elviot N. Pinson, Head Computer Systems Research Department Bell Laboratories 600 Mountain Avenue Murray Hill, New Jersey 07974

Dr. Mark Rochkind Bell Laboratories 600 Mountain Avenue Murray Hill, New Jersey 07974

Mr. Kenneth L. Thompson 1103 High Court Berkeley, California 94708

B N R, Inc.

Mr. Alex Curran, President B N R, Inc. 3174 Porter Drive Palo Alto, California 94304

Mr. Barry Gordon B N R, Inc. 3174 Porter Drive Palo Alto, California 94304

Mr. Alan Chapman B N R, Inc. 3174 Porter Drive Palo Alto, California 94304

BURROUGHS CORPORATION

Dr. Wayne T. Wilner Burroughs Corporation 3978 Sorrento Valley Boulevard San Diego, California 92121

Mr. John Mazola Burroughs Corporation 25725 Jeronimo Road Mission Viejo, California 92675

Mr. Louis de Bartelo Burroughs Corporation 1671 Reynolds Irvine, California 92714

GENERAL ELECTRIC COMPANY

Dr. Richard L. Shuey General Lectric Research and Development Center P.O. Box 8 Schenectady, New York 12301

Mr. J. T. Duane, Manager Special Purpose Computing Center General Electric Company 1285 Boston Avenue Bridgeport, Connecticut 06602

Mr. Ronald S. Taylor General Electric Company 175 Curtner Avenue San Jose, California 95125

GENERAL MOTORS CORPORATION

Dr. George C. Dodd, Assistant Head Computer Science Department General Motors Research Laboratories General Motors Technical Center Warren, Michigan 48090

Dr. Joseph T. Olsztyn Computer Science Department General Motors Research Laboratories General Motors Technical Center Warren, Michigan 48090

Dr. James Thomas Computer Science Department General Motors Research Laboratories General Motors Technical Center Warren, Michigan 48090

HEWLETT-PACKARD

Mr. Don Senzig Hewlett-Packard Laboratories Building 18 1501 Page Mill Road Palo Alto, California 94304

Dr. J. R. Duley HPL/ERL 3500 Deer Creek Road Palo Alto, California 94304

COMPUTER FORUM MAILING LIST - 1976

(continued)

HEWLETT-PACKARD (continued)

Mr. Stephen Walther HPL/ERL 3500 Deer Creek Road Palo Alto, California 94304

HUGHES AIRCRAFT COMPANY

Mr. R. Eugene Allen Hughes Aircraft Company Bldg. 604, M.S. D-222 P.O. Box 3310 Fullerton, California 92634

Mr. Thomas J. Burns Hughes Aircraft Company Bldg. 390, M.S. 2007 P.O. Box 92919 Los Angeles, California 90009

Hughes Aircraft Company Attn: B. W. Campbell 6/EllO Company Technical Documents Center Centinela and Teale Streets Culver City, California 90230

IBM

Dr. Leonard Y. Liu, Manager Computer Science International Business Machines Corporation K51-282, 5600 Cottle Road San Jose, California 95193

Mr. Harry Reinstein International Business Machines Corporation 1501 California Avenue Palo Alto, California 94303

Dr. Donald Frazer IBM Watson Research Center P.O. Box 218 Yorktown Heights, New York 10598

MICROTECHNOLOGY CORPORATION

Mr. Fred Buelow Microtechnology Corporation 224 N. Wolfe Road Sunnyvale, California 94086

Mr. Naoya Ukai Microtechnology Corporation 224 N. Wolfe Road Sunnyvale, California 94086

Mr. John J. Zasio Microtechnology Corporation 224 N. Wolfe Road Sunnyvale, California 94086

SIEMENS AG

Mr. Dr. Jan Witt Siemens AG Zentrale Forschung und Entwicklung FL SAR Hofmannstr. 51 8000 München 70, Germany

Mr. Harold Fritzsche Siemens AG Zentrale Fertigungsaufgaben FTE 3 Aut 2 Schertlinstr. 8 8000 München 70, Germany

Mr. Volker Haberland Siemens AG Zentrale Fertigungsaufgaben FTE 3 Aut 23 Schertlinstr. 8 8000 München 70, Germany

XEROX CORPORATION

Dr. Jerome Elkind, Manager Computer Science Laboratory Xerox Corporation Palo Alto Research Center 3180 Porter Drive Palo Alto, California 94303

COMPUTER FORUM MAILING LIST - 1976

(continued)

XERGX CORPORATION (continued)

Mr. Robert Taylor, Principal Scientist Computer Science Laboratory Xerox Corporation Palo Alto Research Center 3180 Porter Drive Palo Alto, California 94303

Dr. Butler Lampson Xerox Corporation Palo Alto Research Center 3180 Porter Drive Palo Alto, California 94303

STANFORD UNIVERSITY

Professor Edward J. McCluskey (2) Director, Digital Systems Laboratory

Computer Science Department

Computer Science Library (2)

Digital Systems Laboratory Library (5)

Engineering Library (2)

IEEE Computer Society Repository (2)