

CMOS Transistor & Layout

Copyright (c) 2011-2013 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.


This document was produced by using OpenOffice and Octave.

MOSFET

The metal–oxide–semiconductor field-effect transistor a transistor used for **amplifying** or **switching** electronic signals usually, the **body** (or substrate) is connected to the **source**




MOSFET showing gate (G), body (B), source (S) and drain (D) terminals. The gate is separated from the body by an **insulating** layer (white)



Charge separation in a parallel-plate capacitor causes an internal electric field. A **dielectric** (orange) reduces the field and increases the capacitance.

Metal & Oxide




The 'metal' in the name MOSFET is now often a misnomer because the previously **metal** gate material is now often a layer of **polysilicon** (polycrystalline silicon). **Aluminium** had been the gate material until the mid 1970s, when polysilicon became dominant, due to its capability to form self-aligned gates. Metallic gates are regaining popularity, since it is difficult to increase the speed of operation of transistors without metal gates.

the 'oxide' in the name can be a misnomer, as different **dielectric materials** are used with the aim of obtaining strong channels with applied smaller voltages.


The traditional metal–oxide–semiconductor (MOS) structure is obtained by growing a layer of **silicon dioxide** (SiO_2) on top of a silicon substrate and depositing a layer of **metal** or **polycrystalline silicon** (the latter is commonly used). As the silicon dioxide is a **dielectric** material, its structure is equivalent to a planar **capacitor**, with one of the electrodes replaced by a semiconductor. When a voltage is applied across a MOS structure, it modifies the **distribution of charges** in the semiconductor

MOSFET : below threshold



when the gate voltage V_{GS} is **below the threshold** for making a conductive channel; there is **little or no conduction** between the terminals source and drain; the switch is **off**. When the gate is **more positive**, it **attracts electrons**, inducing an **n-type conductive channel** in the substrate below the oxide, which **allows electrons to flow** between the n-doped terminals; the switch is on.

MOSFET: Modes of Operation (1)



MOSFET: Modes of Operation (2)

Cutoff, subthreshold, or weak-inversion mode




When $V_{GS} < V_{th}$:

Triode mode or linear region (the ohmic mode)

When $V_{GS} > V_{th}$ and $V_{DS} < (V_{GS} - V_{th})$

Saturation or active mode

When $V_{GS} > V_{th}$ and $V_{DS} \geq (V_{GS} - V_{th})$



Enhancement, Depletion Mode MOSFET


The metal–oxide–semiconductor field-effect transistor a transistor used for **amplifying** or **switching** electronic signals usually, the **body** (or substrate) is connected to the **source**

enhancement mode



a voltage drop across the oxide **induces** a conducting channel (field effect)
the **increase** of **conductivity** with increase in oxide field that accumulates **carriers** to the channel - the **inversion layer**.
nMOS : the channel of electrons (with p-type substrate)
pMOS the channel of holes (with n-type substrate)

depletion mode



the channel consists of carriers in a surface impurity layer of opposite type to the substrate
conductivity is **decreased** by application of a field that depletes carriers from this surface layer



MOSFET Symbols



Enhancement pMOS




Enhancement nMOS



CMOS

Complementary metal–oxide–semiconductor (CMOS) is a technology for **constructing integrated circuits**. CMOS technology is used in microprocessors, microcontrollers, static RAM, and other **digital logic circuits**. CMOS technology is also used for several **analog circuits** such as image sensors (CMOS sensor), data converters, and highly integrated transceivers for many types of communication.



The words "**complementary**-symmetry" refer to the fact that the typical digital design style with CMOS uses complementary and symmetrical pairs of **p-type** and **n-type** metal oxide semiconductor field effect transistors (**MOSFETs**) for logic functions.





NAND Gate
















NOR Gate



NOR and NAND Combinations



NOR Based Logic




NAND Gate Layout View

a "bird's eye view" of a stack of layers.
the circuit is constructed **on a P-type substrate**
the polysilicon, diffusion, and n-well : **base layers** - actually **inserted** into trenches of the P-type substrate
the **contacts** penetrate an insulating layer between the **base layers** and the **first layer of metal** (metal1)

The **inputs (A, B)** to the NAND (green) are in **polysilicon**.
The CMOS transistors are formed
by the **intersection** of the **polysilicon** and *diffusion*
N diffusion for the N device (salmon)
P diffusion for the P device (yellow)

the **output (out)** is connected together in **metal** (cyan)

Connections between **metal** and **polysilicon** or *diffusion*
are made through **contacts** (black)





NAND Gate Cross Section View

the N device is manufactured on a P-type substrate
the P device is manufactured in an N-type well (n-well).

to prevent latchup

a P-type substrate tap is connected to VSS
an N-type n-well tap is connected to VDD



Metallization

Dielectric

References

- [1] <http://en.wikipedia.org/>
- [2] <http://planetmath.org/>
- [3] M.L. Boas, "Mathematical Methods in the Physical Sciences"