


Cache Design (H1)

•	
20160530	
	_
Copyright (c) 2016 Young W. Lim.	
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software	
Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".	

Based on
M.J. Flynn & W. Luk
Computer System Design
Computer System Design System-on-Chip









Byte Address & Word Address

		Byte a	Address					Word	Addi	res
		1						\downarrow	•	
00	000000	00		Byte	0	000	00	00		
00	000001	01				000				Word
00	000010	02				000				
	110000	03				000				
	000100	oφ				000		0		
	101000	oJ				000				
	000110	ob		•		000				
	111000	07				000				
	001000	08				000		02		7
	100100	09				000				
	001010	DA				000				
	110100	OB				000				
	001100	Oc				000		03		
	001101	00				000				
	001110	90				000	'			
	111100	0 F				000				
	•	T T								•
						0.3	02	0	0 0	
					00					
						° 7	که ه	05	o et	
					04			•		
						OB	6 A	09	08	
					08					
						0 F	0 E	۵۵	OC	
					80					


Word Address & Set Address


	Word	Address	Set Addr	ess
	\downarrow		↓	_
00	0000 00		0000 00	
00	0000	Word	0000	
00	0000		0000	Line
00	0000		0000	Line
00	000101	C	0000	
00	0001	C	0000	
00	0001	C	0000	
00	1000	0	0000	
00	0010 02		0000101	
00	0010	C	10000	
00	0010	C	10000	
	0010		00001	
	001 03		10000	
00	0011	C	0000	
	0011	C	0001	
	1100	C	10000	_
	· ·	·		
			3 -bit	
1 2	Sume:	Line = 2 words	2³ sets	
	Ť		2 3015	
		CP10 ck)		






Line offset which line in a set. (FA Line 2 Line3 Lineo Linel Line 4 Line 5 Line 6 Line 7 4-way (\$A Lineo Line 2 Line3 Linel set o set 1 2-way (\$ A) Lineo Linel set o set 1 set 2 set 3 Dircot Lineo ser o l 2 3 4 5





Tay	Index Line	ottset word	Byte
	Line set	which affret/word in a cache line	Which byte
	which Cache Get	in a cache line	in a word
	= cache line for direct map		
	(100 MILEON MICH		




word = 4 Bytes


word address

C	0 0	0	0	00	00	00			
C	0 0	ල (0	0 1	00	01		•	
C	0 0	ල (0	10	00	02			
	0				00	03			
C	<u>ර</u> ර	0	1	00	00	04			
C	o	0	1	0	00	05		•	
C	0 0	0	1	10	00	06			
C	0 0	O	1	1 1	00	01			
+			-	•					 -

Set address





Line




Assume | line = 4 words










Fully Associative










No index field for fully apociative mapping





content addressable memorg

















Direct Mapping







Set Associative Mapping

