# Conditions 

Young W. Lim

2022-07-01 Fri

## Outline

(1) Based on
(2) Borrow and subtraction
(3) Condition Codes
(4) Add and subtract instructions
(5) Accessing the Conditon Codes

## Based on

(1) "Self-service Linux: Mastering the Art of Problem Determination",

## Mark Wilding

(1) "Computer Architecture: A Programmer's Perspective", Bryant \& O'Hallaron

I, the copyright holder of this work, hereby publish it under the following licenses: GNU head Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.

CC BY SA This file is licensed under the Creative Commons Attribution ShareAlike 3.0 Unported License. In short: you are free to share and make derivative works of the file under the conditions that you appropriately attribute it, and that you distribute it only under a license compatible with this one.

## Compling 32-bit program on 64-bit gcc

- gcc -v
- gcc -m32 t.c
- sudo apt-get install gcc-multilib
- sudo apt-get install g++-multilib
- gcc-multilib
- g++-multilib
- gcc -m32
- objdump -m i386


## Borrow and subtraction (1)

- While the carry flag is well-defined for addition,
- there are two ways in common use to use the carry flag for subtraction operations.
- subtract with borrow uses the carry bit as a borrow flag
- subtract with carry uses the identity directly $-\mathrm{x}=($ not x$)+1$
(i.e. without storing the carry bit inverted)
https://en.wikipedia.org/wiki/Carry_flag


## Borrow and subtraction (2)

- subtract with borrow
uses the carry bit as a borrow flag
- when computing a - b
- if a < b, the carry bit is set and a borrow must be performed.
- If $\mathrm{a}>=\mathrm{b}$, the bit is cleared.
- a SBB (subtract with borrow) instruction will compute $\mathrm{a}-\mathrm{b}-\mathrm{C}=\mathrm{a}-(\mathrm{b}+\mathrm{C})$
- a SUB (subtract without borrow) acts $\mathrm{a}-\mathrm{b}-0=\mathrm{a}-\mathrm{b}$ as if the borrow bit were clear.
https://en.wikipedia.org/wiki/Carry_flag


## Borrow and subtraction (3)

- subtract with carry uses the identity directly
$-\mathrm{x}=($ not x$)+1$
(i.e. without storing the carry bit inverted)
- computes a - b as a+(not b)+1 the carry bit is set according to this addition
- subtract with carry computes $a+n o t(b)+C$
- subtract without carry acts as if the carry bit were set
- The result is that the carry bit is
set if a >= b, clear if $\mathrm{a}<\mathrm{b}$.
https://en.wikipedia.org/wiki/Carry_flag


## Borrow and subtraction (4)

- the first approach : subtract with borrow
- The 8080, 6800, Z80, 8051, x86 and 68k families (among others) use a borrow bit.
- the second approach : subtract with carry
- The System/360, 6502, MSP430, COP8, ARM and PowerPC processors use this convention.
- The 6502 is a particularly well-known example because it does not have a subtract without carry operation, so programmers must ensure that the carry flag is set before every subtract operation where a borrow is not required.
https://en.wikipedia.org/wiki/Carry_flag


## Borrow and subtraction (5)

- However, there are exceptions in both directions; the VAX, NS320xx, and Atmel AVR architectures use the borrow bit convention, but call their a-b-C operation subtract with carry (SBWC, SUBC and SBC).
- The PA-RISC and PICmicro architectures use the carry bit convention, but call their a+not (b) $+C$ operation subtract with borrow (SUBB and SUBWFB).
https://en.wikipedia.org/wiki/Carry_flag


## Borrow and subtraction (6)

- The ST6 8-bit microcontrollers are perhaps the most confusing of all.
Although they do not have any sort of subtract with carry instruction, they do have a carry bit which is set by a subtract instruction, and the convention depends on the processor model.
- The ST60 processor uses the "carry" convention, while the ST62 and ST63 processors use the "borrow" convention.
https://en.wikipedia.org/wiki/Carry_flag


## Borrow and subtraction (7)

Summary of different uses of carry flag in subtraction

| Carry or <br> borrow bit | Subtract without <br> carry/borrow | Subtract <br> with borrow | Subtract <br> with carry |
| :--- | :--- | :--- | :--- |
| $\mathrm{C}=0$ | $\mathrm{a}-\mathrm{b}$ | $\mathrm{a}-\mathrm{b}-0$ | $\mathrm{a}-\mathrm{b}-1$ |
|  | $=\mathrm{a}+\operatorname{not}(\mathrm{b})+1$ | $=\mathrm{a}+\operatorname{not}(\mathrm{b})+1$ | $=\mathrm{a}+\operatorname{not}(\mathrm{b})+0$ |

https://en.wikipedia.org/wiki/Carry_flag

## TOC: Conditional codes

## Essential flags

| Z | Zero flag | destination equals zero |
| :--- | :--- | :--- |
| S | Sign flag | destination is negative |
| C | Carry flag | unsigned value out of range |
| 0 | Overflow flag | signed value out of range |

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_2

## Zero flag ZF

- Whenever the destination operand equals Zero, the Zero flag is set


## ZF examples

```
movw $1, %cx
subw $1, %cx ; %cx = 0, ZF = 1
movw $OxFFFF, %ax
incw %ax ; AX = 0, ZF = 1
incw %ax ; AX = 1, ZF = 0
```

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_)

## Sign flag SF

- the Sign flag is set when the destination operand is negative
- the Sign flag is clear when the destination operand is positive

```
SF examples
movw $0, %cx
subw $1,%cx ; %cx = -1, SF = 1
addw $2, %cx ; %cx = 1, SF = 0
```

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_

## Carry flag CF

- Addition : copy carry out of MSB to CF
- Subtraction : copy inverted carry out of MSB to CF
- INC / DEC : not affect CF
- Applying NEG to a nonzero operand sets CF


## CF examples

```
movw $0x00ff, %cx
addw $1, %ax ; %ax = 0x0100, SF = 0, ZF = 0, CF = 0
subw $1, %ax ; %cx = 0x00ff, SF = 0, ZF = 0, CF = 0
addb %1, %al ; %al = 0x00, SF = 0, ZF = 1, CF = 1
movb $0x6c, %bh
addb %0x95, %bh ; %bh = 0x01, SF = 0, ZF = 0, CF = 1
movb $2, %al
subb $3, %al ; %al = 0xff, SF = 1, ZF = 0, CF = 1
```

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_2

## Overflow flag OF

- the overflow flag is set when the signed result of an operation is invalid or out of range
- case 1: adding two positive operands produces a negative number - case 2: adding two negative operands produces a positive number


## OF examples

$$
\begin{aligned}
& \text { movb \$+127, \%al } \\
& \text { addb } \$ 1, \quad \% \text { al } \quad ; \% \mathrm{al}=-128, \quad \mathrm{OF}=1 \\
& \text { movb \$0x7F, \%al } \\
& \text { addb } \$ 1, \quad \% \text { al } \quad ; \% a l=0 \times 80, \quad O F=1 \\
& \text { movb } \$ 0 x 80, \% \text { al } ; 0 x 80+0 x 92=0 \times 112 \\
& \text { addb } \$ 0 x 92, \% \text { al } ; \% a l=0 x 12, \quad 0 F=1 \\
& \text { movb \$-2, } \% \text { al } \quad 0 x f e+0 x 7 f=0 x 17 d \\
& \text { addb } \$+127 \% \text { al } ; \% \mathrm{al}=0 \times 7 \mathrm{~d}, \quad \mathrm{OF}=0
\end{aligned}
$$

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_

## Signed / Unsigned Integers

- all CPU instructions operate exactly the same on signed and unsigned integers
- the CPU canot distinguish between signed and unsigned integers
- the programmer are soley responsible for using the correct data type with each instruciton
https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_


## Overflow / Carry Flags (1)

- ADD instruction
- CF : (Carry out of the MSB)
- OF : (Carry out of the MSB) $\bigoplus$ (Carry into the MSB)
- SUB instruction
- CF : ~ (Carry out of the MSB)
- OF : $($ Carry out of the MSB) $\oplus$ (Carry into the MSB)
https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_


## Overflow / Carry Flags (2)


https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_

## Carry Flag

- When numbers are added and subtracted, carry flag CF represents
- 9th bit, if 8 -bit numbers added
- 17 th bit, if 16 -bit numbers added
- 33rd bit, if 32-bit numbers added and so on.
- With addition, the carry flag CF records a carry out of the high order bit. For example,
mov al, -1
add al, $1 \quad ; \mathrm{AL}=0, \mathrm{ZF}$ and CF flags are set to 1
- When a larger number is subtracted from the smaller one, the carry flag CF indicates a borrow. For example,

```
mov al, }
sub al, 9 ; AL = -3, SF and CF flags are set to 1
```

- The result is -3 , represented internally as OFDh (binary 11111101).
http://www.c-jump.com/CIS77/ASM/Flags/F77_0030_carry_flag.htm


## Overflow Flag (1)

- Arithmetic operations have a potential to run into a condition known as overflow.
- Overflow occurs with respect to the size of the data type that must accommodate the result.
- Overflow indicates that the result was
- too large, if positive, or
- too small, if negative,
to fit in the original data type.
http://www.c-jump.com/CIS77/ASM/Flags/F77_0040_overflow.htm


## Overflow Flag (2)

- When two signed 2's complement numbers are added, the overflow flag OF indicates one of the following:
- both operands are positive and the result is negative, or
- both operands are negative and the result is positive.
- When two unsigned numbers are added, the carry flag CF indicates an overflow, that is,
- there is a carry out of the leftmost (most significant) bit.
http://www.c-jump.com/CIS77/ASM/Flags/F77_0040_overflow.htm


## Overflow Flag (3)

- Computers don't know the difference between signed and unsigned binary numbers.
- This is a good thing, because it makes logic circuits fast.
- This is also a bad thing, because distinguishing between signed and unsigned becomes programmer's responsibility.
- Distinction between signed and unsigned data types is very important when detecting an overflow after addition or subtraction.
- Correct approach to detect the overflow is to consider two separate cases:
- Overflow when adding signed numbers is indicated by the overflow flag, OF.
- Overflow when adding unsigned numbers is indicated by the carry flag, CF
http://www.c-jump.com/CIS77/ASM/Flags/F77_0040_overflow.htm


## Overflow Flag (4)


http://www.c-jump.com/CIS77/ASM/Flags/F77_0040_overflow.htm

## Overflow Flag (5)

|  |  | ; signed | unsigned | binary | hex |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mov | al, 95 | ; 95 | 95 | 01011111 | 5 F |  |
| dec | al | - 1 | - 1 |  |  |  |
|  |  | ; 94 | 94 | 01011110 | 5E |  |
| sub | al, 23 | ; - 23 | - 23 | 11101001 | E9 |  |
|  |  | ; 71 | 71 | 01000111 | 47 |  |
| mov | [mem8], 122 | ; |  |  |  |  |
| sub | al, [mem8] | ; - 122 | - 122 | 01111010 | 7A |  |
|  |  | ; -51 | 205 | 11001101 | CD (SF) | (CF) : borrow |
| mov | ah, 119 | ; |  |  |  |  |
| sub | al, ah | ; - 119 | - 119 | 01110111 | 77 |  |
|  |  | ; 86 | 86 | 01010110 | 56 (OF) |  |

http://www.c-jump.com/CIS77/ASM/Flags/F77_0040_overflow.htm

## Condition Codes (1)

- condition code registers describe attributes of the most recent arithmetic or logical operation
- these registers can be tested to perform conditional branches
- the most useful condition codes are as belows

| CF | Carry Flag |
| :---: | :--- |
| ZF | Zero Flag |
| SF | Sign Flag |
| OF | Overflow Flag |

## Condition Codes (2)

- as a result of the most recent operation

| CF | a carry was generated out of the msb <br> used to detect overflow for unsigned operations |
| :--- | :--- |
| ZF | a zero was yielded |
| SF | a negative value was yielded |
| OF | a 2's complement overflow was happened <br> either neagtive or positive |

## Condition Codes and $\mathrm{c}=\mathrm{a}+\mathrm{b}$ (1)

- assume addl is used to perform $t=a+b$ and $\mathrm{a}, \mathrm{b}, \mathrm{t}$ are of type int

| CF | unsigned overflow | $($ unsigned $t)<($ unsigned $a)$ |
| :--- | :--- | :--- |
| ZF | zero | $(t==0)$ |
| SF | negative | $(t<0)$ |
| OF | signed overflow | $(a<0==b<0) \& \&(t<0 \quad!=a<0)$ |

## Condition Codes and $\mathrm{c}=\mathrm{a}+\mathrm{b}$ (2)

| CF | $($ unsigned $t)<($ unsigned $a)$ | $\operatorname{mag}(t)<\operatorname{mag}(a)$ if $C=1$ |
| :--- | :--- | :--- |
| ZF | $(t==0)$ | zero $t$ |
| SF | $(t<0)$ | negative $t$ |
| OF | $(a<0=b<0) \& \&(t<0 \quad!a<0)$ | $\operatorname{sign}(a)=\operatorname{sign}(b)!\operatorname{sign}(t)$ |

## Setting condition codes without altering registers (1)

- Compare and test

| cmpb S2, S1 | S1 - S2 | Compare bytes |
| :--- | :--- | :--- | :--- |
| cmpw S2, S1 | S1 - S2 | Compare words |
| cmp1 S2, S1 | S1 - S2 | Compare double words |
| testb S2, S1 | S1 \& S2 | Test bytes |
| testw S2, S1 | S1 \& S2 | Test words |
| testl S2, S1 | S1 \& S2 | Test double words |

## Setting condition codes without altering registers (2)

- Compare and test

| cmpb S2, S1 | $-\mathrm{S} 2+\mathrm{S} 1$ | Compare bytes |
| :--- | :--- | :--- |
| cmpw S2, S1 | $-\mathrm{S} 2+\mathrm{S} 1$ | Compare words |
| cmp1 S2, S1 | $-\mathrm{S} 2+\mathrm{S} 1$ | Compare double words |
| testb S2, S1 | S2 \& S1 | Test bytes |
| testw S2, S1 | S2 \& S1 | Test words |
| testl S2, S1 | S2 \& S1 | Test double words |

## CMP instruction (1)

- cmpb op1, op2
- cmpw op1, op2
- cmpl op1, op2
- NULL $\$ \backslash$ leftarrow $\$$ op2 - op1
- subtracts the contents of the src operand op1 from the dest operand op2
- discard the results, only the flag register is affected


## CMP instruction (2)

- cmpb op1, op2
- cmpw op1, op2
- cmpl op1, op2

| Condition | Signed Compare | Unsigned Compare |
| :--- | :--- | :--- |
| op1 $<\mathrm{op} 2$ | $\mathrm{ZF}=0$ \& $\& \mathrm{SF}==\mathrm{OF}$ | $\mathrm{CF}==0$ \&\& $\mathrm{ZF}==0$ |
| $\mathrm{op} 1<\mathrm{op} 2=$ | $\mathrm{SF}==\mathrm{OF}$ | $\mathrm{CF}==0$ |
| $\mathrm{op} 1=\mathrm{op} 2=$ | $\mathrm{ZF}==1$ | $\mathrm{ZF}==1$ |
| $\mathrm{op} 1>\mathrm{op} 2=$ | $\mathrm{ZF}==1$ or $\mathrm{SF}!=\mathrm{OF}$ | $\mathrm{CF}==1$ or $\mathrm{ZF}==1$ |
| $\mathrm{op} 1>\mathrm{op} 2$ | $\mathrm{SF}!=\mathrm{OF}$ | $\mathrm{CF}==1$ |

## TEST instruction

- testb src, dest
- testw src, dest
- testl src, dest
- NULL $\leftarrow$ dest \& src
- ands the contents of the src operand with the dest operand
- discard the results, only the flag register is affected


## ADC instruction (1)

- The ADC (add with carry) instruction adds both a source operand and the contents of the Carry flag to a destination operand:
ADC op1, op2 ; op1 += op2, op1 += CF
- The instruction formats are the same as for the ADD instruction:

```
ADC reg, reg
ADC mem, reg
ADC reg, mem
ADC mem, imm
ADC reg, imm
```

http://www.c-jump.com/CIS77/MLabs/M11arithmetic/M11_0180_sbb_instruction.htm

## ADC instruction (2)

- The ADC instruction does not distinguish between signed or unsigned operands.
- Instead, the processor evaluates the result for both data types and sets
- OF flag to indicate a carry out from the signed result.
- CF flag to indicate a carry out from the unsigned result.
- The sign flag SF indicates the sign of the signed result.
- The ADC instruction is usually executed as part of a chained multibyte or multiword addition, in which an ADD or ADC instruction is followed by another ADC instruction.
http://www.c-jump.com/CIS77/MLabs/M11arithmetic/M11_0180_sbb_instruction.htm


## ADC instruction (3)

- The following fragment adds two 8-bit integers (FFh + FFh), producing a 16 -bit sum in DL:AL, which is $01 \mathrm{~h}: \mathrm{FEh}$.

```
mov dl, O
mov al, OFFh
add al, OFFh ; AL = FEh, CF = 1
adc dl, 0 ; DL += CF, add "leftover" carry
```

- Similarly, the following instructions add two 32-bit integers (FFFFFFFFh + FFFFFFFFFh).
- The result is a 64-bit sum in EDX:EAX, 00000001h:FFFFFFFEh,

```
mov edx, 0
mov eax, OFFFFFFFFh
add eax, OFFFFFFFFh
adc edx, 0 ; EDX += CF, add "leftover" carry
```

http://www.c-jump.com/CIS77/MLabs/M11arithmetic/M11_0180_sbb_instruction.htm

## ADC instruction (4)

- The following instructions add two 64-bit numbers received in EBX:EAX and EDX:ECX:
- The result is returned in EBX:EAX.
- Overflow/underflow conditions are indicated by the Carry flag. add eax, ecx ; add low parts EAX += ECX, set CF adc ebx, edx ; add high parts EBX += EDX, EBX += CF ; The result is in EBX:EAX
; NOTE: check CF or OF for overflow (*)
- The 64-bit subtraction is also simple and similar to the 64-bit addition:

```
sub eax, ecx ; subtract low parts EAX -= ECX, set CF (borrow)
    sbb ebx, edx ; subtract high parts EBX -= EDX, EBX -= CF
    ; The result is in EBX:EAX
```

    ; NOTE: check CF or OF for overflow (*)
    - The Carry flag CF is normally used for unsigned arithmetic.
- The Overflow flag OF is normally used for signed arithmetic.
http://www.c-jump.com/CIS77/MLabs/M11arithmetic/M11_0180_sbb_instruction.htm


## SBB instruction (1)

- After subtraction, the carry flag CF = 1 indicates a need for a borrow.
- The SBB (subtract with borrow) instruction subtracts both a source operand and the value of the Carry flag CF from a destination operand:

```
SBB op1, op2 ; op1 -= op2, op1 -= CF
```

- The possible operands are the same as for the ADC instruction.
- The following fragment of code performs 64-bit subtraction:

```
mov edx, 1 ; upper half
mov eax, 0 ; lower half
sub eax, 1 ; subtract 1 from the lower half, set CF.
sbb edx, 0 ; subtract carry CF from the upper half.
```

http://www.c-jump.com/CIS77/MLabs/M11arithmetic/M11_0180_sbb_instruction.htm

## SBB instruction (2)

- The example logic:
- Sets EDX:EAX to 00000001h:00000000h
- Subtracts 1 from the value in EDX: EAX
(1) The lower 32 bits are subtracted first, setting the Carry flag CF
(2) The upper 32 bits are subtracted next, including the Carry flag.
http://www.c-jump.com/CIS77/MLabs/M11arithmetic/M11_0180_sbb_instruction.htm


## SBB instruction (3)

- When an immediate value is used in SBB as an operand, it is sign-extended to the length of the destination operand.
- The SBB instruction does not distinguish between signed or unsigned operands.
- Instead, the processor evaluates the result for both data types and sets the
- OF flag to indicate a borrow in the signed result.
- CF flag to indicate a borrow in the unsigned result.
- The SF flag indicates the sign of the signed result.
- The SBB instruction is usually executed as part of a chained multibyte or multiword subtraction, in which a SUB or SBB instruction is followed by another SBB instruction.
http://www.c-jump.com/CIS77/MLabs/M11arithmetic/M11_0180_sbb_instruction.htm


## INC / DEC (1)

- The INC instruction adds one to the destination operand, while preserving the state of the carry flag CF:
- The destination operand can be a register or a memory location.
- This instruction allows a loop counter to be updated without disturbing the CF flag.
(Use ADD instruction with an immediate operand of 1 to perform an increment operation that does update the CF flag.)
- The DEC instruction subtracts one from the destination operand, while preserving the state of the CF flag.
(To perform a decrement operation that does update the CF flag, use a SUB instruction with an immediate operand of 1.)
http://www.c-jump.com/CIS77/ASM/Flags/F77_0070_inc_dec.htm


## INC / DEC (2)

- Especially useful for incrementing and decrementing counters.
- A register is the best place to keep a counter.
- The INC and DEC instructions
- always treat integers as unsigned values
- never update the carry flag CF, which would otherwise (i.e. ADD and SUB) be updated for carries and borrows.
- The instructions affect the OF, SF, ZF, AF, and PF flags just like addition and subtraction of one.
http://www.c-jump.com/CIS77/ASM/Flags/F77_0070_inc_dec.htm


## INC / DEC (3)

```
xor al, al ; Sets AL = 0. XOR instruction always clears OF and CF flags.
    mov bl, OFEh
    inc bl ; OFFh SF = 1, CF flag not affected.
    inc bl ; OOOh SF = 0, ZF = 1, CF flag not affected.
```

    BL 11111110 (OxFE) Carry Flag 0
    INC BL 11111111 ( $0 x F F$ ) Carry Flag 0
INC BL 00000000 ( $0 x 00$ ) Carry Flag 0
http://www.c-jump.com/CIS77/ASM/Flags/F77_0070_inc_dec.htm

## TOC: accessing the condition codes

## Set (1)

| $\begin{aligned} & \text { set }(\mathrm{e}, \mathrm{z}) \\ & \text { set }(\mathrm{ne}, \mathrm{nz}) \end{aligned}$ | D | (equal / zero) <br> (not equal/ not zero) | $\begin{aligned} & \mathrm{D} \leftarrow \mathrm{ZF} \\ & \mathrm{D} \leftarrow \sim \mathrm{ZF} \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| set(s) | D | (negative) | $\mathrm{D} \leftarrow \mathrm{SF}$ |
| set(ns) | D | (non-negative) | $\mathrm{D} \leftarrow{ }^{\sim} \mathrm{SF}$ |
| set (g, le) | D | (greater, signed >) | $\mathrm{D} \leftarrow \leftarrow^{\sim}\left(\mathrm{SF} \mathrm{S}^{\sim} \mathrm{OF}\right) \& \sim \mathrm{ZF}$ |
| set(ge, nl) | D | (greater or equal, signed $>=$ ) | $\mathrm{D} \leftarrow \sim\left(\mathrm{SF}{ }^{\sim} \mathrm{OF}\right)$ |
| set(l, nge) | D | (less, signed <) | $\mathrm{D} \leftarrow \mathrm{SF}^{\wedge} \mathrm{OF}$ |
| set(le, ng) | D | (less or equal, signed $<=$ ) | $\mathrm{D} \leftarrow\left(\mathrm{SF}^{\sim} \mathrm{OF}\right) \mid \mathrm{ZF}$ |
| set(a, nbe) | D | (above, usnigned > ) | $\mathrm{D} \leftarrow{ }^{\sim} \mathrm{CF} \& \sim \mathrm{ZF}$ |
| set(ae, nb) | D | (above or euqal, unsinged $>=$ ) | $\mathrm{D} \leftarrow{ }^{\sim} \mathrm{CF}$ |
| set(b, nae) | D | (below, unsigned < ) | $\mathrm{D} \leftarrow \mathrm{CF}$ |
| set(be, na) | D | (below or equal, unsigned $<=$ ) | $\mathrm{D} \leftarrow \mathrm{CF} \& \sim$ ZF |

## Set (2)

| set (e, z) | D | (equal / zero) | $\mathrm{D} \leftarrow \mathrm{ZF}$ |
| :---: | :---: | :---: | :---: |
| set (s) | D | (negative) | $\mathrm{D} \leftarrow \mathrm{SF}$ |
| $\begin{aligned} & \operatorname{set}(g, l e) \\ & \operatorname{set}(l, g e) \end{aligned}$ | D | (greater, signed >) <br> (less, signed $<$ ) | $\begin{aligned} & \mathrm{D} \leftarrow \sim^{\sim}\left(\mathrm{SF}^{\wedge} \mathrm{OF}\right) \&^{\sim} \mathrm{ZF} \\ & \mathrm{D} \leftarrow \mathrm{SF}^{\wedge} \mathrm{OF} \end{aligned}$ |
| $\begin{aligned} & \operatorname{set}(a, \text { nbe }) \\ & \operatorname{set}(b, \text { nae }) \end{aligned}$ | D | (above, usnigned >) <br> (below, unsigned $<$ ) | $\begin{aligned} & \mathrm{D} \leftarrow \sim^{\sim} \mathrm{CF} \& \sim \mathrm{ZF} \\ & \mathrm{D} \leftarrow \mathrm{CF} \end{aligned}$ |


| set(ne, nz ) | D | (not equal/ not zero) | $\mathrm{D} \leftarrow{ }^{\sim} \mathrm{ZF}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| set (ns) | D | (non-negative) | $\mathrm{D} \leftarrow{ }^{\sim} \mathrm{SF}$ |  |
| $\begin{aligned} & \operatorname{set}(\mathrm{ge}, \mathrm{nl}) \\ & \operatorname{set}(\mathrm{le}, \mathrm{ng}) \end{aligned}$ | D | (greater or equal, signed $>=$ ) (less or equal, signed $<=$ ) | $\begin{aligned} & \mathrm{D} \leftarrow \sim\left(\mathrm{SF}^{\sim} \mathrm{OF}\right) \\ & \mathrm{D} \leftarrow\left(\mathrm{SF}^{\wedge} \mathrm{OF}\right) \end{aligned}$ | ZF |
| $\begin{aligned} & \operatorname{set}(a e, n b) \\ & \operatorname{set}(b e, n a) \end{aligned}$ | D | (above or euqal, unsinged $>=$ ) <br> (below or equal, unsigned $<=$ ) | $\begin{aligned} & \mathrm{D} \leftarrow{ }^{\sim} \mathrm{CF} \\ & \mathrm{D} \leftarrow \mathrm{CF}^{\sim} \mathrm{ZF} \end{aligned}$ |  |

## Flag registers (1) - Z, O, S, P

| E, Z | Equal, Zero | $\mathrm{ZF}==1$ |
| :--- | :--- | :--- |
| NE, NZ | Not Equal, Not Zero | $\mathrm{ZF}==0$ |
| O | Overflow | $\mathrm{OF}==1$ |
| NO | No Overflow | $\mathrm{OF}==0$ |
| S | Signed | $\mathrm{SF}==1$ |
| NS | Not Signed | $\mathrm{SF}=0$ |
| P | Parity | $\mathrm{PF}==1$ |
| NP | No Parity | $\mathrm{PF}==0$ |

https://riptutorial.com/x86/example/6976/flags-register

## Flag registers (2) - unsigned arithmetic

| C, B <br> NAE | Carry, Below, <br> Not Above or Equal | CF $==1$ |
| :--- | :--- | :--- |
| NC, NB | No Carry, Not Below, | $\mathrm{CF}==0$ |
| AE | Above or Equal |  |
| A, NBE | Above, Not Below or Equal | $\mathrm{CF}==0$ and $\mathrm{ZF}==0$ |
| NA, BE | Not Above, Below or Equal | $\mathrm{CF}==1$ or $\mathrm{ZF}==1$ |

https://riptutorial.com/x86/example/6976/flags-register

## Flag registers (3) - signed arithmetic

| GE, NL | Greater or Equal, Not Less | $\mathrm{SF}==0 \mathrm{~F}$ |
| :--- | :--- | :--- |
| NGE, L | Not Greater or Equal, Less | $\mathrm{SF}!=0 \mathrm{~F}$ |
| G, NLE | Greater, Not Less or Equal | $\mathrm{ZF}==0$ and $\mathrm{SF}==0 \mathrm{~F}$ |
| NG, LE | Not Greater, Less or Equal | $\mathrm{ZF}==1$ or $\mathrm{SF}!=0 \mathrm{~F}$ |

https://riptutorial.com/x86/example/6976/flags-register

## Flag registers (4)

- The condition codes are grouped into three blocks:

| Z, O, S, P | Zero |
| :--- | :--- |
|  | Overflow |
|  | Sign |
|  | Parity |
| unsigned arithmetic | Above |
|  | Below |
| signed arithmetic | Greater |
|  | Less |

- JB would be "Jump if Below" (unsigned)
- JL would be "Jump if Less" (signed)
https://riptutorial.com/x86/example/6976/flags-register


## Flag registers (3)

- In 16 bits, subtracting 1 from 0

| from | to |  |
| ---: | :--- | :--- |
| 0 | 65,535 | unsigned arithmetic |
| 0 | -1 | signed arithmetic |
| $0 \times 0000$ | $0 \times F F F F$ | bit representation |

- It's only by interpreting the condition codes that the meaning is clear.
- 1 is subtracted from $0 \times 8000$ :

| from | to |  |
| :--- | :--- | :--- |
| 32,768 | 32,767 | unsigned arithmetic |
| $-32,768$ | 32,767 | signed arithmetic |
| $0 \times 8000$ | 0x7FFF | bit representation |

(0111 $111111111111+1=1000000000000000)$
https://riptutorial.com/x86/example/6976/flags-register

## Set (3)

- accessing the condition codes
- to read the condition codes directly
- to set an integer register
- to perform a conditional branch
based on some combination of condition codes


## Set (4)

- the set instructions set a single byte to 0 or 1 depending on some combination of the condition codes
- the destination operand $D$ is
- either one of the eight single byte register elements
- or a memory location where the single byte is to be stored
- to generate a 32 -bit result, the high-order 24-bits must be cleared


## Set (5)

```
a typical assembly for a c predicate
; a is in %edx
; b is in %eax
cmpl %eax, %edx ; compare a and b ; (a - b)
setl %al ; set low order byte of %eax to 0 or 1
movzbl %al, %eax ; set remaining bytes of %eax to 0
```

- movzbl instruction is used to clear the high-order three bytes
- $\mid \operatorname{set}(\mathrm{l}$, ge $)|\mathrm{D}|($ less, signed $<)\left|\mathrm{D} \leftarrow \mathrm{SF}^{\wedge} \mathrm{OF}\right|$


## movz instruciton (1)

- Purpose: To convert an unsigned integer to a wider unsigned integer
- opcode src.rx, dst.wy
- dst <- zero extended src;
- MOVZBW (Move Zero-extended Byte to Word) 8-bit zero BW
- MOVZBL (Move Zero-extended Byte to Long) 24-bit zero BL
- MOVZWL (Move Zero-extended Word to Long) 16-bit zero WL


## movz instruciton (2)

- MOVZ BW (Move Zero-extended Byte to Word) 8-bit zero
- the low 8 bits of the destination are replaced by the source operand
- the top 8 bits are set to 0 .
- MOVZ BL (Move Zero-extended Byte to Long) 24-bit zero
- the low 8 bits of the destination are replaced by the source operand.
- the top 24 bits are set to 0 .
- MOVZ WL (Move Zero-extended Word to Long) 16-bit zero
- the low 16 bits of the destination are replaced by the source operand.
- the top 16 bits are set to 0 .
- The source operand is unaffected.


## register operand types (1)

| byte 3 | byte 2 | byte 1 | byte 0 |
| :--- | :--- | :--- | :--- |
|  |  | \%ah | \%al |
|  |  | \%ax_1 | \%ax_0 |
| \%eax_3 | \%eax_2 | \%eax_1 | \%eax_0 |
|  |  | \%ch | \%cl |
|  |  | \%cx_1 | \%cx_0 |
| \%ecx_3 | \%ecx_2 | \%ecx_1 | \%ecx_0 |
|  |  | \%dh | \%dl |
|  |  | \%dx_1 | \%dx_0 |
| \%edx_3 | \%edx_2 | \%edx_1 | \%edx_0 |
|  |  | \%bh | \%bl |
|  |  | \%bx_1 | \%bx_0 |
|  | \%ebx_3 | \%ebx_2 | \%ebx_1 |

## register operand types (2)

| byte 3 | byte 2 | byte 1 | byte 0 |
| :--- | :--- | :--- | :--- |
|  |  | \%si_1 | \%si_0 |
| \%esi_3 | \%esi_2 | \%esi_1 | \%esi_0 |
|  |  | \%di_1 | \%di_0 |
| \%edi_3 | \%edi_2 | \%edi_1 | \%edi_0 |
|  |  | \%sp_1 | \%sp_0 |
| \%esp_3 | \%esp_2 | \%esp_1 | \%esp_0 |
|  |  | \%bp_1 | \%bp_0 |
| \%ebp_3 | \%ebp_2 | \%ebp_1 | \%ebp_0 |

## register operand types (3)

| byte 3 byte 2 | byte 1 | byte 0 |
| :---: | :---: | :---: |
|  | \%ah | \%al |
|  | \%ch | \%cl |
|  | \%dh | \%dl |
|  | \%bh | \%bl |
|  | \%ax_1 | \%ax_0 |
|  | \%cx_1 | \%cx_0 |
|  | \%dx_1 | \%dx_0 |
|  | \%bx_1 | \%bx_0 |
|  | \%si_1 | \%si_0 |
|  | \%di_1 | \%di_0 |
|  | \%sp_1 | \%sp_0 |
|  | \%bp_1 | \%bp_0 |

## register operand types (4)

| byte 3 | byte 2 | byte 1 | byte 0 |
| :--- | :--- | :--- | :--- |
| \%eax_3 | \%eax_2 | \%eax_1 | \%eax_0 |
| \%ecx_3 | \%ecx_2 | \%ecx_1 | \%ecx_0 |
| \%edx_3 | \%edx_2 | \%edx_1 | \%edx_0 |
| \%ebx_3 | \%ebx_2 | \%ebx_1 | \%ebx_0 |
| \%esi_3 | \%esi_2 | \%esi_1 | \%esi_0 |
| \%edi_3 | \%edi_2 | \%edi_1 | \%edi_0 |
| \%esp_3 | \%esp_2 | \%esp_1 | \%esp_0 |
| \%ebp_3 | \%ebp_2 | \%ebp_1 | \%ebp_0 |

## Set (6)

- for some of the underlying machine instructions, there are multiple possible names (synonyms),
- setg (set greater)
- setnle (set not less or equal)
- compilers and disassemblers make arbitrary choices of which names to use


## Set (7)

- although all arithmetic operations set the condition codes, the descriptions of the different set commands apply to the case where a comparison instruction has been executed, setting the condition codes according to the computation $\mathrm{t}=\mathrm{a}-\mathrm{b}$
- for example, consider the sete, or "Set when equal" instruction
- when $\mathrm{a}=\mathrm{b}$, we will have $\mathrm{t}=0$, and hence the zero flag indicates equality


## Set (8)

- Similarly, consider testing a signed comparison with the setl or "Set when less"
- when a and b are in two's complement form, then for $\mathrm{a}<\mathrm{b}$ we will have $\mathrm{a}-\mathrm{b}<0$
if the true difference were computed
- when there is no overflow, this would be indicated by having the sign flag set


## Set (9)

- when there is positive overflow, because a - b is a large positive number, however, we will have t < 0
- when there is negative overflow, because $\mathrm{a}-\mathrm{b}$ is a small negative number, we will have $\mathrm{t}>0$
- in either case, the sign flag will indicate the opposite of the sign of the true difference


## Set (10)

- in either case, the sign flag will indicate the opposite of the sign of the true difference
- hence, the Exclusive-Or of the overflow and sign bits provides a test for whether a < b
- the other signed comparison tests are based on other combinations of SF - OF and ZF


## Set (11)

- for the testing of unsigned comparisons, the carry flag will be set by the cmpl instruction when the integer difference $\mathrm{a}-\mathrm{b}$ of the unsigned arguments $a$ and $b$ would be negative, that is when (unsinged) a < (unsigned) b
- thus, these tests use combinations of the carry and zero flags

