Memory Arrays (3H)

Transistor Level Design

Copyright (c) 2011, 2016 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.


This document was produced by using OpenOffice.

Young Won Lim 3/15/16


6-TR SRAM Cell




6-TR SRAM Cell Operation




Reduce 6-TR SRAM Cell



3-TR DRAM Cell






Memory (3H)


6

3-TR DRAM Cell Operation



7

3-TR DRAM Cell Operation



Memory (3H)

8

References

- [1] http://en.wikipedia.org/
- [2] http://www.allaboutcircuits.com/
- [3] W. Wolf, "Modern VLSI Design : Systems on Silicon
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"
- [6] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
- [7] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
- [8] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
- [9] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture

[10] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization