## CMOS Delay-7 (H.8) Delay Model

20170126

Copyright (c) 2015 - 2016 Young W. Lim.

•

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References
------------

Some	Figures	from	the	follov	vina	sites
Joine	inguics	110111	CIIC	101101	vii ig	SILCS

[1] http://pages.hmc.edu/harris/cmosvlsi/4e/index.html
 Weste & Harris Book Site

[2] en.wikipedia.org

$$\beta: \text{Device Transconductance Parameter} \\ k: \text{Process Transconductance Parameter} \\ k: \text{Process Transconductance Parameter} \\ \mu: \text{Electron / Hole Mobility} \\ PMOS \quad \beta_{P} = k'_{P} \left(\frac{W}{L}\right)_{P} \qquad k'_{P} = \mu_{P} C_{ox} \quad C_{ox} = \frac{C_{ox}}{C_{ox}} \\ n MOS \quad \beta_{n} = k'_{n} \left(\frac{W}{L}\right)_{n} \qquad k'_{n} = \mu_{n} C_{ox} \quad C_{ox} = \frac{C_{ox}}{C_{ox}} \\ PMOS \quad \beta_{P} = \mu_{P} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{P} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} = \mu_{n} \frac{C_{ox}}{C_{ox}} \left(\frac{W}{L}\right)_{n} \\ n MOS \quad \beta_{n} =$$

Saturation Current  $I_{d_{p}} = \frac{\beta_{p}}{2} \left( V_{GSN} - |V_{Tp}| \right)^{2} \qquad V_{Tp} < D$   $I_{d_{n}} = \frac{\beta_{n}}{2} \left( V_{GSN} - V_{Tn} \right)^{2} \qquad V_{Tn} > D$ 

 $\begin{array}{c} k'_{n} \left(\frac{\omega}{L}\right)_{n} \\ k'_{p} \left(\frac{\omega}{L}\right)_{p} \end{array}$  $\frac{\dot{k}_{n}}{\dot{k}_{p}}$ Bn Bp = 2~3 .  $\frac{\dot{k'_n}}{\dot{k'_p}} = \frac{\mu_n}{\mu_p} = r$ 

 $\frac{\beta_{n}}{\beta_{p}} = \frac{k'_{n} \left(\frac{\omega}{L}\right)_{n}}{k'_{p} \left(\frac{\omega}{L}\right)_{p}}$ R  $R_n = \frac{1}{\beta_n (V_{pp} - V_{T_n})}$  $R_{p} = \frac{1}{\beta_{n} (V_{pp} - V_{T_{p}})}$ (MJ fall time  $t_f$   $T_n = R_n C_{out}$ rise time tr Cp = Rp Cout Cout = Cpara + CL

fall time	$t_{f} = 2.2 \ C_{n} = l_{n} 9 \ C_{n}$	$0.9 \ U_{pp} \rightarrow 0.1 \ V_{pp}$
rise time	$tr = 2.2 \ C_p = \ln 9 \ C_p$	$0 \mid \bigvee_{PP} \longrightarrow 0.9 \bigvee_{PD}$
propagation delay time	$t_p = \frac{1}{2} (t_{pf} + t_{pr})$ $= 0.35(t_{pf} + t_{pr})$	0.5 Vpp -> 0.5 Vpp
propagation fall time	$t_{pf} = 0.7  \tau_n = \ln 2  \tau_n$	$V_{Pb} \rightarrow 0.5 V_{Pb}$
propagation rise time	$t_{pr} = 0.\gamma \tau_p = ln 2 \tau_p$	0 → 0.5 Vpb
	$T_n = Rn (C_{para} + C_L)$ $T_n = P_n (C_{para} + C_L)$	•
	$C_{p} = R_{p} (C_{pana} + C_{L})$ $C_{out} = C_{pana} + C_{L}$	

$$\begin{pmatrix} \omega \\ \nu \end{pmatrix}_{p} = Y \begin{pmatrix} \omega \\ L \end{pmatrix}_{n}$$

$$Y = \frac{\mu_{n}}{\mu_{p}} = \frac{k_{n}'}{k_{p}'} \neq 1$$

$$R_{n} = R_{p} = R_{m} = \frac{1}{\beta (V_{pp} - V_{T})}$$

$$\begin{cases} U_{but}(t) = V_{pp} (1 - e^{-t/2}) \\ V_{but}(t) = V_{pp} e^{-t/2} \end{cases}$$

$$T = RC_{out} = R (C_{pow} + C_{L})$$

$$Generic Switching Delay$$

$$t_{s} = t_{o} + \alpha C_{L} \Rightarrow t_{s} = t_{r} = t_{f}$$


•

•

 Generic Switching Delay
$t_s = t_0 + \alpha C_2$
<u> </u>
ts to; zero delan
to; zero delay x: slope
to
 CL
t~rc 1~~
 $\propto \sim $
$\beta(Vpp-V_{T})$

•





Cin = Can + Cap = Cox (AGn + AGP) Ai gate anea the channel length L assumed Cim = Cox L (Wn + Wp)  $= C_{0x}L(W_n + YW_p)$ =  $C_{0x} \perp W_{p} \cdot (|+r)$ =  $C_{gn}(1+r)$ 

When CL >> Cin -OCin=> ୗ Cin  $C_{L_1}$ ß ß B FCL to minimize ts  $\forall \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow bigger size$ speed U.S. anea tradeoff ts = to + dG2 t ~ RC  $\propto \propto \frac{1}{\beta(Vpp-V)}$ CL

to minimize ts  $\mathbb{V} \downarrow \Rightarrow \mathbb{R} \downarrow \Rightarrow \mathbb{B} \uparrow \Rightarrow \text{bigger size}$ speed V.S. anea tradeoff Scaling Factor S.  $\beta' = \beta \beta$  $R' = \frac{R}{\sqrt{2}}$  $\alpha' = \alpha'$  $t_s = t_0 + \frac{\alpha}{s} C_L$ Compensation Factor (1) enables a NOT gate drive larger values of (CL) If  $C_{L} = 5$  Cin (increased by the scaling factor \$) then the switching time is the same

