

CMOS Delay-7 (H.8) Delay Model

20170126

Copyright (c) 2015 - 2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the
GNU Free Documentation License, Version 1.2 or any later version published by the Free Software
Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of
the license is included in the section entitled "GNU Free Documentation License".

References

Some Figures from the following sites

[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site

[2] en.wikipedia.org

β : Device Transconductance Parameter

k : Process Transconductance Parameter

μ : Electron / Hole Mobility

$$\text{PMOS} \quad \beta_p = k'_p \left(\frac{W}{L} \right)_p \quad k'_p = \mu_p C_{ox} \quad C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$\text{nMOS} \quad \beta_n = k'_n \left(\frac{W}{L} \right)_n \quad k'_n = \mu_n C_{ox} \quad C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$\text{PMOS} \quad \beta_p = \mu_p \frac{\epsilon_{ox}}{t_{ox}} \left(\frac{W}{L} \right)_p$$

$$\text{nMOS} \quad \beta_n = \mu_n \frac{\epsilon_{ox}}{t_{ox}} \left(\frac{W}{L} \right)_n$$

Saturation Current

$$I_{dP} = \frac{\beta_p}{2} (V_{GSn} - |V_{TP}|)^2 \quad V_{TP} < 0$$


$$I_{dn} = \frac{\beta_n}{2} (V_{GSn} - V_{TN})^2 \quad V_{TN} > 0$$

$$\frac{\beta_n}{\beta_p} = \frac{k'_n (\frac{w}{L})_n}{k'_p (\frac{w}{L})_p}$$

$$\frac{k'_n}{k'_p} = 2 \sim 3$$

$$\frac{k'_n}{k'_p} = \frac{\mu_n}{\mu_p} = r$$

$$\frac{\beta_n}{\beta_p} = \frac{k'_n (\frac{w}{L})_n}{k'_p (\frac{w}{L})_p}$$



$$R_n = \frac{1}{\beta_n (V_{DD} - V_{TN})}$$

$$R_p = \frac{1}{\beta_n (V_{DD} - V_{TN})}$$

fall time t_f $\tau_n = R_n C_{out}$

rise time t_r $\tau_p = R_p C_{out}$

$$C_{out} = C_{para} + C_L$$

fall time	$t_f = 2.2 \tau_n = \ln 9 \tau_n$	$0.9 V_{pp} \rightarrow 0.1 V_{pp}$
rise time	$t_r = 2.2 \tau_p = \ln 9 \tau_p$	$0.1 V_{pp} \rightarrow 0.9 V_{pp}$
propagation delay time	$\tau_p = \frac{1}{2} (t_{pf} + t_{pr})$ $= 0.35 (t_{pf} + t_{pr})$	$0.5 V_{pp} \rightarrow 0.5 V_{pp}$
propagation fall time	$t_{pf} = 0.7 \tau_n = \ln 2 \tau_n$	$V_{pp} \rightarrow 0.5 V_{pp}$
propagation rise time	$t_{pr} = 0.7 \tau_p = \ln 2 \tau_p$	$0 \rightarrow 0.5 V_{pp}$

$$\tau_n = R_n (C_{para} + C_L)$$

$$\tau_p = R_p (C_{para} + C_L)$$

$$C_{out} = C_{para} + C_L$$

$$\left(\frac{\omega}{L}\right)_p = r \left(\frac{\omega}{L}\right)_n$$

$$r = \frac{\mu_n}{\mu_p} = \frac{k'_n}{k'_p} > 1$$

$$R_n = R_p = R = \frac{1}{\beta(V_{DD} - V_T)}$$

$$\begin{cases} V_{out}(t) = V_{DD} (1 - e^{-t/z}) \\ V_{out}(t) = V_{DD} e^{-t/z} \end{cases}$$

The graph shows two curves starting at the same point on the vertical axis (labeled V_{DD}) and decreasing towards zero. The upper curve is labeled with the equation V_{out}(t) = V_{DD}(1 - e^{-t/z}). The lower curve is labeled with the equation V_{out}(t) = V_{DD}e^{-t/z}.



$$z = RC_{out} = R(C_{par} + C_L)$$



Generic Switching Delay

$$t_s = t_0 + \alpha C_L \Rightarrow t_s = t_r = t_f$$

Generic Switching Delay

$$t_s = t_0 + \alpha C_L$$





reference case

$$C_{in} = C_{L1}$$

Generic Switching Delay of ①

$$t_{s1} = t_0 + \alpha C_{L1}$$


$$= t_0 + \alpha C_{in}$$

$$\begin{aligned}C_{in} &= C_{Gn} + C_{Gp} \\&= C_{ox} (A_{Gn} + A_{Gp}) \quad A: \text{gate area}\end{aligned}$$

the channel length L assumed

$$\begin{aligned}C_{in} &= C_{ox} L (W_n + W_p) \\&= C_{ox} L (W_n + r W_p) \\&= C_{ox} L W_n \cdot (1 + r) \\&= C_{Gn} (1 + r)\end{aligned}$$

When $C_L \gg C_{in}$




to minimize t_s

$$\alpha \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow \text{bigger size}$$

Speed v.s. area tradeoff

$$t_s = t_o + \alpha C_L \quad t \approx RC$$



to minimize t_s

$\alpha \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow$ bigger size

Speed v.s. area tradeoff

Scaling Factor S

$$\beta' = S \beta$$

$$R' = \frac{R}{S}$$

$$\alpha' = \frac{\alpha}{S}$$

$$t_s = t_o + \left(\frac{\alpha}{S} C_L \right)$$



Compensation Factor



$$\frac{1}{S}$$


enables a NOT gate drive larger values of C_L



If $C_L = S C_{in}$ (increased by the scaling factor S)


then the switching time is the same




RC Delay Model


























Worst case
falling




Worst case
rising






Linear Delay Model



Slope : logical effort



$$d = g \cdot h + p$$

$\uparrow k \quad \uparrow c \quad \uparrow c$

