Processors

Young W. Lim

May 9, 2016

(ロ)、(型)、(E)、(E)、 E) の(()

Copyright (c) 2016 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQ@

Processor Architecture

- Instruction Set
- Microarchitecture different implementation details

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ 三 のへぐ

• Synthesis result with area time power tradeoff

Instruction Set

• A Register Set to hold operands and addresses

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

- Floating Point Registers
- A Register for Program Status Word
 - including Condition Codes (CC)
- Types
 - Load-Store (L/S)
 - Register-Memory (R/M)

Load Store Architecture

- arguments must be in registers before execution
- ALU instructions have source and destination registers

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

- regularity of execution
- ease of instruction decode
- ease of timing requirements
- RISC microprocessors

Register Memory Architecture

- Operands in registers
- One operand in memory
- ALU instructions can have a operand in memory
- simple program representation
 - fewer instructions with variable size (complex) instruction types

▲□▶ ▲□▶ ▲□▶ ▲□▶ ■ ●の00

- complex instruction decoding and timing
- IBM mainframe, Intel x86 series

Branches

• Branches (jumps) handles program control flow

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

- Unconditional BR
- Conditional BC
 - check the status of CC
 - CC is set by an ALU instructions
 - * a positive result
 - ★ a negative result
 - ★ a zero result
 - ★ an overflow

Interrupt and Exceptions

- User Requested vs Coerced
- Maskable vs Nonmaskable
- Terminate vs Resume
- Asynchronous vs Synchronous
- Between vs Within Instructions

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

MicroArchitecture

- an instruction execution pipeline
- issue one instruction for each cycle
 - many embedded and signal processors
- issue many instructions for each cycle
 - moder desktop, laptop, server systems

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQで

- Components
 - Memory System
 - Execution Unit
 - Instruction Unit

Pipeline Delays

- Data Conflicts Unavailability of a source operand
 - the needed operand is the result of a preceding uncompleted instruction

- Resource Contention
 - multiple successive instructions requires the same resource
- Run-On Delays (In Order Execution Only)
 - when instructions must complete the WB in program order
- Branches
 - branch resolution
 - delay in fetching the branch targer instruction

Instruction Unit

- Instruction Register
- Instruction Buffer
 - for fast instruction decode
- Instruction Decoder
 - controlling the cache, ALU, registers...
 - I-Unit : FSM (hardware)
 - E-Unit : micro-prammed control, micro-instruction
- Interlock Unit
 - the concurrent execution of multiple instructions
 - must have the same result when serially executed

Instruction Decoder

- Instruction decoder provide
 - control and sequencing information
 - ensure proper execution (dependency exists between instructions)

- schedules the current instruction
 - delayed : AG (Address Generate) Cycle
- schedules the subsequent instructions
 - delayed to preserve in-order execution
- selects (predicts) the branch path

- may be part of I-Unit
- determines register dependencies
- schedules the AG and EX units
- ensures the current instruction does not use a result of a previous instruction until that result is available
- as an instruction is decoded, its source registers are must be checked
- they are compared against the destination registers previously issued instruction

• because uncompleted instructions may cause dependencies and additional delay must be added

Execution Unit

- Integer Core Processor
- Floating-point Unit
- Arithmetic Algorithms

Buffers

- change the way instruction timing events occur
- decouping the event occurring time and the data utilizing time
- allows some additional delays without affecting the performance

▲□▶ ▲□▶ ▲□▶ ▲□▶ ■ ●の00

- latency tolerance
 - buffers hold the data awaiting entry into a stage

Branches

- reduce significantly performance
- conditional branch instruction (BC) tests the CC
- a number of cycles between decoding the BC and setting the CC
- the simple approache
 - do nothing but wait for the CC
 - defer the decoding of BC
 - if the branch is taken
 - $\star\,$ the target is fetched during the allotted time for data fetch
 - simple to implement and minimizes the amount of excess memory traffic

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQで

Reducing the branch cost

- Simple Approaches
 - Branch Elimination
 - $\star\,$ for certain cases, it is possible to replace the branch with other instruction sets
 - Simple Branch Speedup
 - reduces the time required for target instruction fetch and CC determination
- Complex Approaches
 - Brach Target Capture
 - ★ keep the target instruction and address in a table for a later use to avoid branch delay
 - Branch Prediction
 - * predict the branch result and begin processing on the predicted path

▲□▶ ▲□▶ ▲□▶ ▲□▶ ■ ● ●

Branch Target Buffers (BTBs)

• stores the target instruction of the previous execution of the branch

- may be part of I-Unit
- determines register dependencies

- may be part of I-Unit
- determines register dependencies

- may be part of I-Unit
- determines register dependencies

- may be part of I-Unit
- determines register dependencies

- may be part of I-Unit
- determines register dependencies

- may be part of I-Unit
- determines register dependencies

Reference

```
fgg
[1] H. B. Ahn , "Learning Embedded Linux System using ARM
processors", 2nd ed.
```

◆□▶ ◆□▶ ◆ 臣▶ ◆ 臣▶ ○ 臣 ○ の Q @