## ISA Overview (1A)

Copyright (c) 2014-2018 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using LibreOffice.

## Based on

ARM System-on-Chip Architecture, $2^{\text {nd }}$ ed, Steve Furber

## ARM

| Rn | $1{ }^{\text {st }}$ Operand Reg / Base Reg |
| :---: | :---: |
| Rm | $2{ }^{\text {nd }}$ Operand Reg / Operand Reg /Offset Reg / Source Reg |
| Rd | Source / Destination Reg |
| S | Set Condition Codes / Signed / Restore PSR and force user bit |
| P | Pre/Post Index |
| U | Up/Down |
| B | Unsigned Byte/Word |
| H | Half-word Address |
| L | Link / Load/Store |
| W | Write-back (auto-index) |
| Opcode | 4-bit op codes |
| Sh | Shift type |
| R | CPSR/SPSR |

## ARM

Branch and Branch with Link (B, BL)
Branch, Branch with Link and eXchange (BX, BLX)
Data Processing Instructions
Single Word and Unsigned Byte Transfer Instructions
Half-word and Signed Byte Transfer Instructions
Multiple Register Transfer Instructions
Status Register to General Register Transfer Instructions
General Register to Status Register Transfer Instructions
Software Interrupt (SWI)
Swap Memory and Register Instrucitons
Multiply Instructions
Count Leading Zeros (CLS)

## ARM

Coprocessor Instructions
Coprocessor Data Operations
Coprocessor Data Transfers
Copressor Register Transfers
Breakpoint Instruction (BKPT)
Unused Instruction Space

## Assembler Format

Branch and Branch with Link (B, BL)
$B\{L\}\{<c o n d>\} \quad<$ target address>
Branch, Branch with Link and eXchange (BX, BLX)
B\{L\}X \{<cond>\} Rm
BLX <target address>
Data Processing Instructions
<op> \{<cond>\} \{S\} Rd, Rn, \#<32-bit immediate>
<op> \{<cond>\} \{S\} Rd, Rm, \{<shift>\}
Single Word and Unsigned Byte Transfer Instructions
LDR|STR $\{<$ cond $>\}\{B\}$ Rd, $\{$ Rn, <offset>\} $\{!\}$
LDR|STR $\{<$ cond $>\}\{B\}\{T\}$ Rd, [Rn], <offset>
LDR|STR $\{<$ cond $>\}$ \{B\} Rd, LABEL
Half-word and Signed Byte Transfer Instructions
LDR|STR \{<cond>\} H|SH|SB Rd, \{Rn, <offset>\} \{!\}
LDR|STR \{<cond>\} H|SH|SB Rd, [Rn], <offset>

## $\mathrm{B}\{\mathrm{L}\}\{<$ cond $>\}$

Branch and Branch with Link (B, BL)
$\mathrm{B}\{\mathrm{L}\}\{<$ cond $>\}$ <target address>
L : the branch and link
<cond> : condition codes, AL if omitted
<target address> : a label in the assembler code
The assembler will generate the offset target address - branch instruction address +8

## $B\{L\} X\{<c o n d>\}, B L X<t a r g e t$ address>

Branch, Branch with Link and eXchange (BX, BLX)
B\{L\}X \{<cond>\} Rm
BLX <target address>

L : the branch and link
<cond> : condition codes, AL if omitted
<target address> : a label in the assembler code The assembler will generate the offset target address - branch instruction address +8

## $B\{L\} X\{<c o n d>\}, B L X<t a r g e t$ address>

Data Processing Instructions
<op> \{<cond>\} \{S\} Rd, Rn, \#<32-bit immediate>
<op> \{<cond>\} \{S\} Rd, Rm, \{<shift>\}

L : the branch and link
<cond> : condition codes, AL if omitted
<target address> : a label in the assembler code The assembler will generate the offset target address - branch instruction address + 8

## Assembler Format

Multiple Register Transfer Instructions
LDM|STM \{<cond>\} <add mode> Rn\{!\}, <registers>
Status Register to General Register Transfer Instructions
MRS \{<cond>\} Rd, CPSR|SPSR
General Register to Status Register Transfer Instructions
MSR \{<cond>\} CPSR_f|SPSR_f, \#<32-bit immediate>
MSR \{<cond>\} CPSR_<field>|SPSR_<field>, Rm
Software Interrupt (SWI)
SWI \{<cond>\} <24-bit immediate>
Swap Memory and Register Instrucitons
SWP $\{<c o n d>\}\{B\}$ Rd, Rm, [Rn]

## Assembler Format

Multiply Instructions
MUL \{<cond>\} \{S\} Rd, Rm, Rs
MLA $\{<c o n d>\}\{S\}$ Rd, Rm, Rs, Rn
<mul> \{<cond>\} \{S\} RdHi, RdLo, Rm, Rs UMULL, UMLAL, SMULL, SMLAL
Count Leading Zeros (CLS)
CLZ \{<cond>\} Rd, Rm

## ARM

Coprocessor Instructions
Coprocessor Data Operations
Coprocessor Data Transfers
Copressor Register Transfers
Breakpoint Instruction (BKPT)
Unused Instruction Space

## ARM

|  | Rn |  |  |  | $1{ }^{\text {st }}$ Operand Reg / Base Reg |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rd |  |  | Source/Destination Reg |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Rm |  |  | $2^{\text {nd }}$ Operand Reg / Source Reg / Offset Reg / Operand Reg |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $31 \quad 30 \quad 29$ | $28 \quad 27$ | 26 | 25 | 24 | 423 | 22 | 221 | 120 | 019 | 18 | 817 | 716 | 15 | 514 | 413 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| cond | 0 | 0 | \# | opcode |  |  |  | S | Rn |  |  |  |  | Rd |  |  | Operand 2 |  |  |  |  |  |  |  |  |  |  |  |
| cond | 0 | 0 | 0 | 1 | 10 | 1 | 1 | 0 | 0 | 0 | 0 | 0 0 |  |  | Rd |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | Rm |  |  |
| cond | 0 | 1 | \# | P | U | B | B W | W L | L |  | Rn |  |  |  | Rd |  |  |  |  |  |  | offs | set |  |  |  |  |  |
| N | 0 | 0 | 0 | P | P U | \# $\#$ | \# W | W L | L |  | Rn |  |  |  | Rd |  |  | offs | setH |  | 1 | S | H | 1 |  | offs |  |  |
| cond | 1 | 0 | 0 | P | P U | S | S W | V | L |  | Rn |  |  |  |  |  |  |  |  | gist | er lis |  |  |  |  |  |  |  |
| cond | 0 | 0 | 0 | 1 | 10 | B | B 0 | 0 | 0 |  | Rn |  |  |  | Rd |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  | R |  |  |
| cond | 0 | 0 | 0 | 1 | 10 | R | R 0 | 0 | (1) | 1 | $1{ }^{1} 1$ | $1{ }^{1}$ |  |  | Rd |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| cond | 0 | 0 | 0 | 1 | 10 | R | R 1 | 0 | 0 |  | field |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | R |  |  |

## Data Transfer

| Rn | $11^{\text {st }}$ Operand Reg / Base Reg |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Rm | $2{ }^{\text {nd }}$ Operand Reg / Operand Reg /Offset Reg / Source Reg |  |  |  |  |
| Rd | Source / Destination Reg |  |  |  |  |
| Rd | Rn | Load | dst reg | from | base reg |
| Rd | Rn | Store | src reg | to | base reg |
| Reg list | Rn | Load | list of re | from | base reg |
| Reg list | - Rn | Store | list of re | to | base reg |

## Data Processing

| Rn | $1^{\text {st }}$ Operand Reg |  |  |
| :---: | :---: | :---: | :---: |
| Rm | $2{ }^{\text {nd }}$ Operand Reg |  |  |
| Rd | Source / Destination Reg |  |  |
| Rd | Rn |  | $1^{\text {st }}$ Operand + Immediate |
| Rd | - Rn | Rm | $1^{\text {st }}$ Operand $+2^{\text {nd }}$ Operand |

## References

[1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
[2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf

