

# Design Levels of Abstraction : Overview

---

- Gate-level Modeling
- Dataflow Modeling
- Behavioral Modeling
- Structural Modeling



Copyright (c) 2012 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


Please send corrections (or suggestions) to [youngwlim@hotmail.com](mailto:youngwlim@hotmail.com).

This document was produced by using OpenOffice and Octave.

# 2-to-1 Multiplexer Example



# Gate-level Modeling



Values are continuously driven by an output of a device



wire

always active driving a 0, 1, x, z


```
not U0 (sb, s);  
  
and U1 (a0, i0, sb),  
  
    U2 (a1, i1, s);  
  
or U3 (z, a0, a1);
```

```
wire sb;  
  
wire a0;  
  
wire a1;  
  
wire z;
```

# Dataflow Modeling



## Continuous Assignment





```
not U0 (sb, s);  
  
and U1 (a0, i0, sb),  
      U2 (a1, i1, s);  
  
or U3 (z, a0, a1);
```

```
➡ assign sb = ~s;  
➡ assign a0 = i0 & sb;  
➡ assign a1 = i1 & s;  
➡ assign z = a0 | a1;
```


```
wire sb;  
  
wire a0;  
  
wire a1;  
  
wire z;
```

# Continuous Assignment




```
assign z = i0 & i1;
```

## Continuous Assignment




The output z always has the value of i0 and i1



Whenever inputs change, evaluate and propagate its output

The output z always has the value of i0 and i1

# Behavioral Modeling – Combinational



```


assign sb = ~s;

assign a0 = i0 & sb;

assign a1 = i1 & s;

assign z = a0 | a1;
    
```

Dataflow Modeling



```

always @(s)
    sb = ~s;

always @(i0 or sb)
    a0 = i0 & sb;

always @(i1 or s)
    a1 = i1 & s;

always @(a0 or a1)
    z = a0 | a1;
    
```

Behavioral Modeling

```



reg sb;

reg a0;

reg a1;

reg z;
    
```

# Procedural Assignment




```
assign z = i0 & i1;
```

## Continuous Assignment

Whenever inputs change, evaluate and propagate its output

```
always @(i0 or sb)  
z = i0 & i1;
```

a value holder  
needs no driver not a flipflop




## Procedural Assignment

within always, initial

combined with if ( ) then – else –



# Simulation



```
assign sb = ~s;  
assign a0 = i0 & sb;  
assign a1 = i1 & s;  
assign z = a0 | a1;
```

Dataflow Modeling




```
always @(s)  
    sb = ~s;  
always @(i0 or sb)  
    a0 = i0 & sb;  
always @(i1 or s)  
    a1 = i1 & s;  
always @(a0 or a1)  
    z = a0 | a1;
```

Behavioral Modeling

```
whenever s changes  
    sb = ~s;  
whenever i0 or sb change  
    a0 = i0 & sb;  
whenever i1 or s change  
    a1 = i1 & s;  
whenever a0 or a1 change  
    z = a0 | a1;
```

# When i0 changes

```
always @(s)
  sb = ~s;
always @(i0 or sb)
  a0 = i0 & sb;
always @(i1 or s)
  a1 = i1 & s;
always @(a0 or a1)
  z = a0 | a1;
```



always @(s)

always @(i0 or sb)

always @(i1 or s)



always @(a0 or a1)

a0 = i0 & sb;


z = a0 | a1;

# When s changes

```
always @(s)
  sb = ~s;
always @(i0 or sb)
  a0 = i0 & sb;
always @(i1 or s)
  a1 = i1 & s;
always @(a0 or a1)
  z = a0 | a1;
```




# Behavioral Modeling – Sequential




Only sensitive to a subset of their inputs  
– sensitivity list

the two inputs (`clk`, `d`)


```
always @(posedge clk)
  q = d;
```




```
always @ (posedge clk)
```




# Behavioral Modeling – Initialization



```
initial
begin
    clk = 0;
    d = 1;
    q = 0;
end
```



# Parallel Processes



```
always @(s)
```

```
  sb = ~s;
```

```
always @(i0 or sb)
```

```
  a0 = i0 & sb;
```

```
always @(i1 or s)
```

```
  a1 = i1 & s;
```

```
always @(a0 or a1)
```


```
  z = a0 | a1;
```

```
always @(posedge clk)
```

```
  q = d;
```

Five  
Parallel  
Processes

# Structural Modeling



wire  
tri

wand  
wor  
triand  
trior

tri0  
tri1

supply0  
supply1

trireg

# Sequential Assignment (2)

---



## References

- [1] <http://en.wikipedia.org/>
- [2] T.R. Padmanabhan, B.T. Sundari, "Design Through Verilog HDL
- [3] D.E. Thomas, P.R. Moorby, "The Verilog Hardware Description Language", 3<sup>rd</sup> ed