Combinational Gates

Gate Level Design

Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

TTL Gates : Building Blocks in 70's & 80's



The 7400 chip, containing four NANDs. The second line of numbers (7645) is a date code; this chip was manufactured in the 45th week of 1976.^[1] The N suffix on the part number is a vendor-specific code indicating PDIP packaging.



Surface-mounted 74HC595 Shift registers on a PCB. This IC is actually a high-speed cmos circuit. If the product code had been 74HCT595, it would have been compatible with TTL signalling levels.



A 4-bit, 2 register, six-instruction computer made entirely of 74-series chips

https://en.wikipedia.org/wiki/7400_series

TTL Logic Gates

- Buffers/Inverters/Drivers
- Digital Multiplexers
- Bus Switches
- Encoders
- Comparators
- Decoders/Demultiplexers
- Digital Comparators
- Gates
- Parity Generators/Checkers

Combinational Logic Gates

- Flip-Flops
- FIFO Registers
- Counters/Frequency Dividers
- Latches/Registered Drivers
- Shift Registers

Seqauential Logic Gates

Truth Table





SOP and K-Map Minimization



Sequential Gates (3B)

Boolean Algebra



 $C_o = yC_i + xC_i + xy$

$$C_o = (x + y)C_i + x y$$

= $(\overline{x}y + x\overline{y} + xy)C_i + x y$
= $(\overline{x}y + x\overline{y})C_i + xy(C_i + 1)$
= $(x \oplus y)C_i + xy$

$$S = \overline{x} \, \overline{y} \, C_i + \overline{x} \, y \, C_i + x \, \overline{y} \, C_i + x \, y \, C_i$$

$$S = (\bar{x} \, \bar{y} + xy)C_i + (\bar{x} \, y + x \, \bar{y})\bar{C}_i$$
$$= (\bar{x} \oplus \bar{y})C_i + (x \oplus \bar{y})\bar{C}_i$$
$$= (x \oplus \bar{y}) \oplus C_i$$



Sequential Gates (3B)

References

- [1] http://en.wikipedia.org/
- [2] http://www.allaboutcircuits.com/
- [3] W. Wolf, "Modern VLSI Design : Systems on Silicon
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"
- [6] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
- [7] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
- [8] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
- [9] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture
- [10] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization