Carry Skip Adder (5A)

Young W. Lim 9/11/24 Copyright (c) 2024 – 2013 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

https://en.wikipedia.org/wiki/AND_gate https://en.wikipedia.org/wiki/OR_gate https://en.wikipedia.org/wiki/XOR_gate https://en.wikipedia.org/wiki/NAND_gate

Please send corrections (or suggestions) to youngwlim@hotmail.com.


This document was produced by using OpenOffice and Octave.

Х	Y		
0	0	K	Kill (= <mark>PG</mark>)
0	1	Р	Propagate
1	0	Р	Propagate
1	1	G	Generate




https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Carry Kill, Propagate, Generate conditions (2)



Х	Y		
0	0	K	Kill (= <mark>PG</mark>)
0	1	P	Propagate
1	0	P	Propagate
1	1	G	Generate



Unless the two FA's are in propagate mode, the transition of Cin does <u>not</u> affect the transition of Cout


Critical path – all FA's in propagate mode

Broken paths for any FA in other mode - kill mode, generate mode


https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

K, P, and G conditions in a 2-bit adder (2)


Х	Y		
0	0	K	Kill (= <mark>PG</mark>)
0	1	Р	Propagate
1	0	Р	Propagate
1	1	G	Generate




1. Cases when **FA1** is in the **K** mode




2. Cases when **FA1** is in the **P** mode




3. Cases when **FA1** is in the **G** mode




Cases for C_{out} = 1




Cases for $C_{out} = 0$



FA with P & G







https://en.wikipedia.org/wiki/Carry-skip_adder

Full adder with additional generate and propagate signals.

Ripple Carry Adder





4-bit Full Adder with P and G



https://upload.wikimedia.org/wikiversity/en/1/18/ RCA.Note.H.1.20151215.pdf

C₀ propagation condition






The n-bit Carry Skip Adder consists of


a n-bit **carry-ripple-chain**, a n-input **AND-gate** and one **multiplexer**.

a multiplexer switches either the last carry-bit c_n or the carry-in c_0 to the carry-out signal c_{out}

 $\mathbf{s} = \mathbf{p}_3 \wedge \mathbf{p}_2 \wedge \mathbf{p}_1 \wedge \mathbf{p}_0 = \mathbf{p}_{[3:0]}$

when s = 1, $c_{out} \leftarrow c_0$ otherwise, internally generated carries can be propagated to $c_{out} \leftarrow c_4$







The critical path of a Carry Skip Adder begins at the first full adder, passes through all adders and ends at the sum bit s_{n-1}

Since a <u>single *n-bit*</u> Carry Skip Adder has <u>no</u> real speed <u>benefit</u> compared to a *n-bit* Ripple Carry Adder

 $T_{CSA}(n) = T_{RCA}(n)$



the <u>skip logic</u> consists of a k-input AND gate and one MUX




As the propagate signals are computed <u>in parallel</u> and are early available,

$$\mathbf{p}_i = \mathbf{a}_i \oplus \mathbf{b}_i$$

The <u>critical path</u> in a Carry Skip Adder consists of <u>ripple carry path</u> and <u>mux path</u> for ripple carry (T_{SK2})

T_{CSK} skip logic delay in the critical path



 $a_0 b_0$ $a_3 b_3$ a, b, $a_1 b_1$ **C**₁ C_{in} FA FA FA FA C_{out} S₂ $\mathbf{p}_2 \mathbf{s}_2$ $\mathbf{p}_1 \mathbf{S}_1$ $\mathbf{p}_0 \mathbf{s}_0$ $s = p_3 p_2 p_1 p_0$

the critical path for the skip logic in a Carry Skip Adder

consists of the delay imposed by the <u>multiplexer</u> (conditional skip)

Block carry skip adders are composed of a number of carry skip adders

There are two types of block carry skip adders

The two operands $A = (a_{n-1}, a_{n-2}, \dots a_1, a_0)$ and $B = (b_{n-1}, b_{n-2}, \dots b_1, b_0)$ are split in k blocks of $(m_k, m_{k-1}, \dots m_2, m_1)$ bits

- Why are block carry skip adders used
- Should the block size be constant or variable?
- Fixed block size vs. variable block size


Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers


Fixed-size Block Carry Skip Adder

Carry Skip Adders are <u>chained</u> to reduce the <u>overall</u> critical path, (Block Carry Skip Adders)

<u>Fixed size block</u> Carry Skip Adders (FCSA) split the *n* bits of the input bits Into blocks of *k* bits each, resulting in R = n / k blocks.









Www.cs.tufts.edu

the critical path		Х	Y		
		0	0	Κ	Kill (= <mark>PG</mark>)
		0	1	Р	Propagate
the longest carry path must be		1	0	Р	Propagate
 generate in the first block 		1	1	G	Generate
 terminated in the last block 					
 <u>propagated</u> in the blocks between 	the first and the last				
• propagated in the blocks between					
					R groups
	Fixed-size l	block	CSA		k bits
	(FCSA)				n = R·k
the last block	(R-2) blocks			tho	first block
the last block	(11-2) 010003			uie	III ST DIUCK
carry terminated in				carr	y generated in
the last FA				the	first FA
0 + C + FA	$A \xrightarrow{C_1} FA \xrightarrow{C_2} FA \xrightarrow{C_2} FA \xrightarrow{C_2} FA \xrightarrow{C_1} FA \xrightarrow{C_2} FA \xrightarrow{C_1} FA \xrightarrow{C_2} FA \xrightarrow{C_1} FA \xrightarrow{C_2} FA $			$FA \stackrel{C_3}{\leftarrow} F_7$	$\begin{array}{c c} & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & &$



4-bit Full Adder with P and G



https://upload.wikimedia.org/wikiversity/en/1/18/ RCA.Note.H.1.20151215.pdf

Fixed-size block CSA (FCSA)

The critical path consists of

- the <u>ripple path</u> and the <u>skip element</u> of the first block $T_{CRA}(k) + T_{CSK}$
- the skip paths that are enclosed between the first and the last block (R-2)T_{CSK}
- finally the <u>ripple path</u> of the last block $T_{CRA}(k)$

```
T_{FCSA}(n) = T_{CRA}(k) + T_{CSK} + (R-2)T_{CSK} + T_{CRA}(k)
= k 2D + 2D + (R-2)2D + k2D
= k2D + 2D + (R-1)2D - 2D + k2D
= k2D + (R-1)2D + k2D
= 2k2D + (R-1)2D
= (2k+R)2D
= (2k+R)2D
```

R groups k bits **n = R·k**

Optimal block size k

$$T_{FCSA}(n) = T_{CRA}(k) + T_{CSK} + (R-2)T_{CSK} + T_{CRA}(k)$$

= (2k+R)2D
= (2k+n/k)2D $(2k + \frac{n}{k})^{2D}$

The optimal block size k for a given adder width n

$$dT_{FCSA}(n) / dk = 0 \qquad \qquad \frac{dT_{FCSA}(n)}{dk} = 0$$

$$(2-n(1/k^{2})) = 0$$

$$2 = n/k^{2}$$

$$k^{2} = n / 2$$

$$k_{opt} = \sqrt{\frac{n}{2}}$$

$$k_{opt} = \sqrt{\frac{n}{2}}$$

5.6 = sqrt(64/2) $n = 64\text{bits} \rightarrow k = 6$ 4 = sqrt(32/2) $n = 32\text{bits} \rightarrow k = 4$

https://en.wikipedia.org/wiki/Carry-skip_adder


Fixed-size block CSA (FCSA)

R groups k bits **n = R·k**

Examples of Optimal Block Sizes

 $T_{FCSA,opt}(n) = \left(2k + \frac{n}{k}\right) 2D$

 $T_{FCSA}(32) = (2k+32/k)2D$




https://en.wikipedia.org/wiki/Carry-skip_adder

$$T_{FCSA,opt}(n) = \left(2k + \frac{n}{k}\right) 2D$$


$$T_{FCSA}(64) = (2k+64/k)2D$$

 \rightarrow k = 6

$$(2k+64/k)$$



Fixed-size block CSA (FCSA)



Asymptotic Analysis

 $T_{FCSA}(n) = (2k+n/k)2D$


The optimal block size k for a given adder width n k = sqrt(n/2)

 $T_{FCSA, opt}(n) = (2sqrt(n/2) + n/sqrt(n/2))2D$ = (sqrt(2n) + sqrt(n^2 / n / 2)) 2D = (sqrt(2n) + sqrt(2n))2D = (2sqrt(2n))2D


$$T_{FCSA,opt}(n) = \left(2\sqrt{n/2} + \frac{n}{\sqrt{n/2}}\right) 2D$$
$$= (2\sqrt{2n}) 2D \qquad \text{when } k_{opt} = \sqrt{\frac{n}{2}}$$








 $T_{FCSA,opt}(n) = 2D \cdot (2sqrt(2n))$




Critical Carry Path (1)

 $T_s < 3T_p$

For longest carry path, if any block <u>generates</u> a carry, that carry will <u>propagate</u> through the remaining 3 FA's of the block




and then through the carry skip gates to the final block,



Middle Blocks

since all FA's are propagate mode, skip path is taken \rightarrow no ripple delay


Critical Carry Path (2)



cannot be a critical path since all FA's are propagate mode, skip path is taken \rightarrow no ripple delay

Critical Carry Path (3)


 $T_s < 3T_p$



Cases for the Least Significant Block

cannot be a critical path since all FA's are propagate mode, skip path is taken \rightarrow no ripple delay


Critical Carry Path (4)




The longest delay path from C_1 to C_{n-1}

begins with a carry generated in FA0 in the least significant block 0, propagates through FA3 in block 0, then through the skip element (MUX can be replaced with OR gate), then through carry skip units of (R-2) blocks, and then through fa0, fa1, fa2 in the most significant block (R-1), to the c_{n-1} signal

Fixed-size block CSA (FCSA)





The longest delay path from C_1 to C_{n-1}

 $(k-1)T_p + D + (n/k-2)T_s + (k-1)T_p$


 T_p is the time to propagate a carry through one stage of the full adder (from C_i to C_{i+1})

 $T_{\mbox{\scriptsize s}}$ is the delay through one carry-skip stage


Fixed-size block ((FCSA)	CSA
R groups k bits	
K DILS	


 $n = R \cdot k$

A carry signal centering a certain block can be propagated past the block <u>without waiting</u> for the signal to propagate through the 4 individual stages of the block



If all n/4 blocks propagate, a carry entering the least significant stage will pass to the most significant carry-out in time n/4 times the delay through the carry-skip unit





Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

The <u>maximal delay</u> Δ of a Carry Skip Adder is encountered <u>when carry</u> is generated in the <u>least-significant bit</u> position,

- rippling through *k*-1 bit positions,
- skipping over R-2 = N/k-2 groups in the middle,
- rippling to the k-1 bits of most significant group and
- being assimilated in the *N*-th bit position to produce the sum S_N :


$$\begin{split} \Delta_{\rm CSA} &= (k-1) \, \Delta_{\rm rca} + (R-2) \, \Delta_{\rm SKIP} + (k-1) \, \Delta_{\rm rca} \\ &= 2 \, (k-1) \, \Delta_{\rm rca} + (R-2) \, \Delta_{\rm SKIP} \\ &= 2 \, (k-1) \, \Delta_{\rm rca} + (N/k-2) \, \Delta_{\rm SKIP} \end{split}$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

$$\begin{split} \Delta_{\rm CSA} &= (k-1) \, \Delta_{\rm rca} + (R-2) \, \Delta_{\rm SKIP} + (k-1) \, \Delta_{\rm rca} \\ &= 2 \, (k-1) \, \Delta_{\rm rca} + (R-2) \, \Delta_{\rm SKIP} \\ &= 2 \, (k-1) \, \Delta_{\rm rca} + (N/k-2) \, \Delta_{\rm SKIP} \end{split}$$

Carry Skip Adder is faster than RCA at the expense of a few relatively simple modifications.


The delay is still linearly dependent on the size of the adder N, however this linear dependence is reduced by a factor of 1/k



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

 $N = R \cdot k$

Design C (9) – When Cout1 = 1



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

If an arbitrary block generated a carry by itself, The carry will always propagate to the next block However, if the second block generates a carry itself, Or kill the carry, then that is the end of the critical path

If the second block propagates the carry, then we see The advantage of the CSA architecture

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carryskip-adder

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Variable size Block Carry Skip Adder

The performance can be improved, ie. all carries propagated quickly by <u>varying</u> the <u>block sizes</u>

Accordingly the initial blocks of the adder are made <u>smaller</u> so as to <u>quickly detect</u> carry generates that must be <u>propagated</u> the furthers, the middle blocks are made <u>larger</u> because they are not the problem case, and then the most significant blocks are again made smaller so that the <u>late arriving</u> carry inputs can be processed quickly

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

References

- [1] en.wikipedia.org
- [2] Parhami, "Computer Arithmetic Algorithms and Hardware Designs"