

Variable Block Adder (1A)

-
-


Copyright (c) 2022 - 2010 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Carry Skip Adder



Any kill or generate condition results in divided (broken) critical paths

All FA's in R-2 groups must have the propagate condition

Carry Skip Adder

The maximal delay Δ of a Carry Skip Adder is encountered when **carry** is generated in the **least-significant bit** position,

- rippling through $k-1$ bit positions,
- skipping over $R-2 = N/k-2$ groups in the middle,
- rippling to the $k-1$ bits of most significant group and
- being assimilated in the N -th bit position to produce the sum S_N :

$$\begin{aligned}\Delta_{\text{CSA}} &= (k - 1) \Delta_{\text{rca}} + (R - 2) \Delta_{\text{SKIP}} + (k - 1) \Delta_{\text{rca}} \\ &= 2 (k - 1) \Delta_{\text{rca}} + (R - 2) \Delta_{\text{SKIP}} \\ &= 2 (k - 1) \Delta_{\text{rca}} + (N/k - 2) \Delta_{\text{SKIP}}\end{aligned}$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers


Carry Skip Adder

$$\begin{aligned}\Delta_{CSA} &= (k - 1) \Delta_{rca} + (R - 2) \Delta_{SKIP} + (k - 1) \Delta_{rca} \\ &= 2(k - 1) \Delta_{rca} + (R - 2) \Delta_{SKIP} \\ &= 2(k - 1) \Delta_{rca} + (N/k - 2) \Delta_{SKIP}\end{aligned}$$

Carry Skip Adder is faster than RCA at the expense of a few relatively simple modifications.

The delay is still linearly dependent on the size of the adder N , however this linear dependence is reduced by a factor of $1/k$

$$N = R \cdot k$$



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block



however, unlike the **carry select** structure, the **variable block** adder must also worry about the delay from the **Cin** input through the block's **ripple chain**

Thus, after the carry chain passes the midpoint of the logic, the blocks begin decreasing in length.


This balances the path delays in the system and improves performance

The division of the overall structure into blocks depends on the details of the logic structure and the length of the entire computation




https://en.wikipedia.org/wiki/Carry-lookahead_adder



Carry Skip Adder




$$P = p_i \cdot p_{i+1} \cdot p_{i+2} \cdot \dots \cdot p_{i+k-1}$$



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers


Carry Skip Adder



Delay $d1$ from A, B to P – parallel, the same delay in each group —


Delay $d2$ from A, B to C – serial, the accumulated delay from $1sb$ —

Delay $d3$ from A, B, C_i to C_o – ripple carry delay —




Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Carry Skip Adder




Delay d_3 from A, B, C_i to C_o – ripple carry delay



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers


Carry Skip Adder



$$N = R \cdot k$$

$$d1 \propto k$$

$$d2 \propto R \left(= \frac{N}{k} \right)$$





Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Carry Skip Adder

$$N = R \cdot k$$

$$d1 \propto k$$

$$d2 \propto R \left(= \frac{N}{k} \right)$$



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block



the organization of the blocks in the **variable block carry** structure bears some similarity to the **carry select** structure

the early stages of the structure grow in length,
with short blocks for the low order bits,
building in length further in the chain
in order to equalize the arrival time
of the carry from the block
with that of the previous block




https://en.wikipedia.org/wiki/Carry-lookahead_adder

Carry Skip Adder

to equalize the arrival time of the carry from the block with that of the previous block




Carry Skip Adder




Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Carry Skip Adder






Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Carry Skip Adder



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Carry Skip Adder



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers


Carry Skip Adder

All carries propagated more quickly by varying the block sizes
Accordingly the initial blocks of the adder are made smaller, so as to quickly detect carry generates that must be propagated

The middle blocks are made larger because they are not the problem case,

And then the most significant blocks are made smaller so that the late arriving carry inputs can be processed quickly

https://en.wikipedia.org/wiki/Carry-skip_adder



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers



Carry Skip Adder

The longest path length through the **carry skip block** is potentially much shorter than the path from carry-in to carry-out through a **ripple carry block**.

However, the carry skip block has a slightly longer path from the least significant $\langle g, t \rangle$ input to carry output

Hence, this adder will only be faster when skipping groups makes up for the **extra gate overhead** accumulated by going from generate/transfer to carry-out

The maximum path length through a one block wide carry skip adder is the same as though a ripple carry adder, since the bottom block in a skip adder is a ripple carry



Binary Adders, T W Lynch, Master Thesis, University of Texas at Austin 1996

Two separate ripple carry adders


Cin signal is used to determine
which adder's outputs should be used

if the **Cin** signal is **true**,
the output (carries) are selected from
the **true-Cin-adder**


if the **Cin** signal is **false**,
the output (carries) are selected from
the **false-Cin-adder**

redundant hardware removes
Cin data dependency

first start redundant computation
later select the correct one




Timing in broken carry chains



These computations can take place before the completion of the **previous columns**, since they do not depend on the actual value of the Cin signal


the length of the adders and the breakpoint are carefully chosen such that the **adders** finish computations just as their Cin become available

Carry Select Fast Carry Logic



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Variable Block


$d1 > d2$  $d1 < d2$

$d1 < d2$

decreasing length

Increasing length

short blocks for the low order bits




Simple Carry Chain

Variable Block

Simple Carry Chain

the delay from the **Cin** input through the block's **ripple chain**




https://en.wikipedia.org/wiki/Carry-lookahead_adder

Variable Block

We use a block length from low order to high order cells of 2, 2, 4, 5, 7, 5, 4, 2, 1 for a normal 32 bit structure

8+17+7

The first and last block in each adder is a simple ripple carry chain, while all other blocks use the variable block structure.



https://en.wikipedia.org/wiki/Carry-lookahead_adder

Variable Block

Delay values of the variable block carry chain relative to other carry chains

The idea behind **Variable Block Adder** (VBA) is to minimize the longest critical path in the carry chain of a **Carry Skip Adder**, while allowing the groups to take different sizes.

Such an optimization in general does not result in an increased complexity as compared to the Carry Skip Adder

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block

The first and last blocks are smaller,
and the intermediate blocks are larger.

That compensates for the critical paths originating
from the ends by shortening the length of the path
used for the carry signal to ripple in the end groups,
allowing carry to skip over larger groups in the middle.

There are two important consequences of this optimization:

- (a) the total delay is reduced as compared to a **Carry Skip Adder**
- (b) the delay dependency is not a linear function
of the adder size N as in a **Carry Skip Adder**.

This dependency follows a square root function of N instead

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block

For an optimized VBA, it is possible to obtain a closed form solution expressing this delay dependency

It is also possible to extend this approach to **multi-levels** of carry skip as done in a determination of the optimal sizes of the blocks on the first and higher levels of skip blocks is a **linear programming problem**, which does not yield a closed form solution.

Such types of problems are solved with the use of **dynamic programming** techniques.

The speed of such a **mult-level** VBA adder surpasses **single-level** VBA and that of fixed group Carry-Lookahead Adder (CLA).

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block

For an optimized **VBA**, it is possible to obtain a closed form solution expressing this delay dependency which is given as:

where: c_1 , c_2 , c_3 are constants.

$$\Delta_{VBA} = c_1 + \sqrt{c_2 N + c_3}$$

It is also possible to extend this approach to **multiple levels** of carry skip as done.

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block

- (1) the speed of the logic gates used for CMOS implementation depends on the output load: **fan-out**, as well as the number of inputs: **fan-in**.
- (2) CLA implementation is characterized with a large fan-in which limits the available size of the groups.

On the other hand **VBA** implementation is simple.

Thus, it seems that **CLA** has passed the point of diminishing returns as far as an efficient implementation is concerned.

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block

This example also points to the importance of **modeling** and incorporating appropriate **technology parameters** into the algorithm.

Most of the computer arithmetic algorithms developed in the past use a simple **constant gate delay model**.

(2.) a fixed-group CLA is not the best way to build an adder.

It is a **sub-optimal** structure which after being optimized for speed, consists of groups that are different in size yielding a largely **irregular** structure

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block

There are other advantages of VBA adder that are direct result of its **simplicity** and **efficient** optimization of the critical path.

Those advantages are exhibited in the **lower area** and **power consumption** while retaining its speed.

Thus, VBA has the **lowest energy-delay product** as compared to the other adders in its class.

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Delay model

Oklobdzija addition VLSI

On implementing addition in VLSI technology

Delay dependency : Fan-out, Fan-in,

Delay estimates :

$$D_NAND = 1 + 0.3F_o + 0.5(F_i - 2)$$

$$D_NOR = 1 + 0.5F_o + 0.5(F_i - 2)$$

$$D_NAND = 0.7 + 0.3F_o$$

t denote the time required for a carry signal to ripple across a bit

T denote the time required for the signal to skip over a group of bits

m denotes the optimal number of groups for an n-bit carry chain

m is the smallest positive integer satisfying

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Delay model

n : the number of **bits** in a carry skip adder

m : the number of **groups** into which the bits are divided

x_1, \dots, x_m : the **sizes** of the groups beginning with the most significant bit

T : the **time** required for a carry signal to **skip over** a **group of bits**

To be precise we should write $T = T(x)$ to indicate that

T depends on the size x of the group over which the carry is skipped

However, T changes very slowly with x over the range of group sizes


So we assume that T is **constant**

For a given n , the following three step procedure gives

An optimal way of dividing an n bit adder into groups of bits


Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block



- total $n = 32$ bits
- $m = 9$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i)$

Carry Skip Adder



t denote the time required for a carry signal to ripple across a bit
 T denote the time required for the signal to skip over a group of bits
 m denotes the optimal number of groups for an n -bit carry chain

X_i and Y_i and constraints (1)

x_3 delay_{ripple} ripple delay of a group

- n bits
- m groups

$$y_3 = \min\{1+3T, 1+(m+1-3)T\}$$

$$\min\{\text{delay1}_{\text{skip}}, \text{delay2}_{\text{skip}}\}$$

skip delay over a group

$$0 \leq x_i \leq y_i, \quad i=1, \dots, m$$

$$\text{delay}_{\text{ripple}} \leq \text{delay1}_{\text{skip}}$$

$$\text{delay}_{\text{ripple}} \leq \text{delay2}_{\text{skip}}$$


Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

X_i and Y_i and constraints (2)

$$y_3 = \min\{1+3T, 1+(m+1-3)T\}$$

$$mT = 6T$$

- n bits
- m groups



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

$$0 \leq x_i \leq y_i, \quad i=1, \dots, m$$

Determining m

Method 1 – using a histogram

Let m be the smallest positive integer such that

$$n \leq \sum_{i=1}^m y_i$$

$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

Method 2 – using a closed formula

Let m be the smallest positive integer such that

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

Determining x_i (1)

$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

construct a **histogram**

whose i -th column has height y_i

so these y_i 's are at least n unit squares


in the histogram, starting with the first row,

shade in n of the squares, row by row


let x_i denote the number of shaded squares

in column i of the histogram,



$$i = 1, \dots, m$$





Determining x_i (2)




$n = 48$
 $m = 7$
 $T = 3$



$n = 54$
 $m = 7$
 $T = 3$



$n = 64$
 $m = 8$
 $T = 3$



The x_i 's can be computed iteratively as follows:

Initially take $x_1 = x_m = 0$

At each iteration,
increase as many of the x_i 's as possible by one unit,
 without violating the constraints

$$0 \leq x_i \leq y_i, \quad i = 1, \dots, m$$

Thus, at some iteration, we have $\sum_{i=1}^m x_i = n$ and
 the algorithm terminates

Determining m (method 1 : using a histogram)

Let m be the smallest positive integer such that

$$n \leq \sum_{i=1}^m y_i$$

$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

$$\begin{array}{ll} y_1 = 1 + 1 \cdot T & y_m = 1 + 1 \cdot T \\ y_2 = 1 + 2 \cdot T & y_{m-1} = 1 + 2 \cdot T \\ y_3 = 1 + 3 \cdot T & y_{m-2} = 1 + 3 \cdot T \\ \vdots & \vdots \end{array}$$


$$\begin{array}{l} n = 48 \\ m = 7 \\ T = 3 \end{array}$$

$$\begin{array}{l} n = 54 \\ m = 7 \\ T = 3 \end{array}$$

$$\begin{array}{l} n = 64 \\ m = 8 \\ T = 3 \end{array}$$


if $T = 3$

$m = 7$ (odd)



$$\sum_{i=1}^7 y_i = 55$$

$m = 8$ (even)



$$\sum_{i=1}^8 y_i = 68$$

y_i 's for a given m

Let m be the smallest positive integer such that

$$n \leq \sum_{i=1}^m y_i$$

$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

$$y_i = \min\{1+iT, 1+(3-i)T\}, \quad i = 1, \dots, 2, \quad \leftarrow m = 2$$

$$y_i = \min\{1+iT, 1+(4-i)T\}, \quad i = 1, \dots, 3, \quad \leftarrow m = 3$$

$$y_i = \min\{1+iT, 1+(5-i)T\}, \quad i = 1, \dots, 4, \quad \leftarrow m = 4$$








$$y_i = \min\{1+iT, 1+(6-i)T\}, \quad i = 1, \dots, 5, \quad \leftarrow m = 5$$

$$y_i = \min\{1+iT, 1+(7-i)T\}, \quad i = 1, \dots, 6, \quad \leftarrow m = 6$$

$$y_i = \min\{1+iT, 1+(8-i)T\}, \quad i = 1, \dots, 7, \quad \leftarrow m = 7$$

$$y_i = \min\{1+iT, 1+(9-i)T\}, \quad i = 1, \dots, 8, \quad \leftarrow m = 8$$

Histogram – y_i 's for a given m



Assume $T = 3$

$n = 48$ $n = 54$
 $T = 3$ $T = 3$
 $m = 7$ $m = 7$

$n = 64$
 $T = 3$
 $m = 8$

Example 1 - (1)

For a 48 bit adder we have, from Figure

$$x_1 = x_7 = 4, x_2 = x_6 = 7, x_3 = 8, x_4 = x_5 = 9$$




The maximum delay is experienced
by a signal generated in the second bit position
and terminating in the 47th bit position

the delay is $mT = 21$

- total $n = 48$ bits
- $m = 7$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i) = 3$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Example 1 - (2)



$n = 48$
 $m = 7$
 $T = 3$

$n = 48$ $28 + 15 + 5 = 48 < 55 = \sum_{i=1}^7 y_i \rightarrow m = 7$



$x_1 = 4$ $x_2 = 7$ $x_3 = 8$ $x_4 = 9$ $x_5 = 9$ $x_6 = 7$ $x_7 = 4$

Example 2 - (1)

consider a 54 bit adder

From 2(i), we see that again $m=7$.

If we shade 54 squares in Figure, we see that

$$x_1 = x_7 = 4, x_2 = x_6 = 7, x_3 = x_5 = 10, x_4 = 12$$




Yields an optimal division of the adder.

Again the maximum delay is $mT = 21$

- total $n = 54$ bits
- $m = 7$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i) = 3$


Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Example 2 - (2)



$n = 54$
 $m = 7$
 $T = 3$

$n = 54$ $28+15+11=54 < 55 = \sum_{i=1}^7 y_i \rightarrow m = 7$



Example 3 - (1)

Consider a 64 bit adder

From 2(i) we compute $m=8$.

the corresponding histogram is shown in Figure

The optimal group sizes are:




$$x_1 = x_8 = 4, x_2 = x_7 = 7, x_3 = x_6 = 10, x_4 = x_5 = 11$$

The delay of the longest signal is $mT = 24$

- total $n = 64$ bits
- $m = 8$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i) = 3$


Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Example 3 - (2)



$n = 64$
 $m = 8$
 $T = 3$

$n = 64$ $50 + 12 + 2 = 64 < 68 = \sum_{i=1}^8 y_i \rightarrow m = 8$



Determining m (method 2 – using a closed formula)

Let m be the smallest positive integer such that

$$n \leq \sum_{i=1}^m y_i \quad \longrightarrow \quad n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

$$y_i = \min\{1 + iT, 1 + (m + 1 - i)T\}, \quad i = 1, \dots, m$$

$$\begin{array}{ll} y_1 = 1 + 1 \cdot T & y_m = 1 + 1 \cdot T \\ y_2 = 1 + 2 \cdot T & y_{m-1} = 1 + 2 \cdot T \\ y_3 = 1 + 3 \cdot T & y_{m-2} = 1 + 3 \cdot T \\ \vdots & \vdots \end{array}$$

$$\begin{array}{l} n = 48 \\ m = 7 \\ T = 3 \end{array}$$

$$\begin{array}{l} n = 54 \\ m = 7 \\ T = 3 \end{array}$$

$$\begin{array}{l} n = 64 \\ m = 8 \\ T = 3 \end{array}$$

Odd m and even m cases (1)

(I) Let m be the smallest positive integer such that

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T \quad (\text{even } m)$$

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + \frac{1}{4}T \quad (\text{odd } m)$$

- total $n = 48$ bits
- $m = 7$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i) = 3$

Odd m and even m cases (2)

$$\text{even } m : n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T$$

$$\text{odd } m : n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + \frac{1}{4}T = m + \frac{1}{4}(m+1)^2T$$

$$m = 5 : 5 + \frac{5}{2}T + \frac{25}{4}T + \frac{1}{4}T = 5 + \frac{35}{4}T + \frac{1}{4}T = 5 + 9 \cdot 3 = 32$$

$$m = 6 : 6 + \frac{6}{2}T + \frac{36}{4}T = 6 + \frac{48}{4}T = 6 + 12 \cdot 3 = 41$$

$$m = 7 : 7 + \frac{7}{2}T + \frac{49}{4}T + \frac{1}{4}T = 7 + \frac{63}{4}T + \frac{1}{4}T = 7 + 16 \cdot 3 = 55$$

$$m = 8 : 8 + \frac{8}{2}T + \frac{64}{4}T = 8 + \frac{80}{4}T = 8 + 20 \cdot 3 = 68$$

$$32 < n \leq 41 \rightarrow m = 6$$

$$41 < n \leq 55 \rightarrow m = 7$$

$$55 < n \leq 68 \rightarrow m = 8$$

$$\begin{array}{l} n = 48 \\ m = 7 \\ T = 3 \end{array}$$

$$\begin{array}{l} n = 54 \\ m = 7 \\ T = 3 \end{array}$$

$$\begin{array}{l} n = 64 \\ m = 8 \\ T = 3 \end{array}$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Example 1 - (3)


$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

$$48 \leq m + \frac{3}{2}m + \frac{3}{4}m^2 + (1 - (-1)^m)\frac{3}{8}$$

- total $n = 48$ bits
- $m = 7$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i) = 3$

| | |
|----|-----|
| 1 | 4 |
| 2 | 8 |
| 3 | 15 |
| 4 | 22 |
| 5 | 32 |
| 6 | 42 |
| 7 | 55 |
| 8 | 68 |
| 9 | 84 |
| 10 | 100 |

48 < 55




$m = 7$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Example 1 - (4)

$n = 48$
 $m = 7$
 $T = 3$



$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

$$y_1 = \min\{1+1 \cdot T, 1+7 \cdot T\} = 1+1 \cdot T = 4$$

$$0 \leq x_1 \leq 1+1 \cdot T = 4$$

$$y_2 = \min\{1+2 \cdot T, 1+6 \cdot T\} = 1+2 \cdot T = 7$$

$$0 \leq x_2 \leq 1+2 \cdot T = 7$$

$$y_3 = \min\{1+3 \cdot T, 1+5 \cdot T\} = 1+3 \cdot T = 10$$

$$0 \leq x_3 \leq 1+3 \cdot T = 10$$

$$y_4 = \min\{1+4 \cdot T, 1+4 \cdot T\} = 1+4 \cdot T = 13$$

$$0 \leq x_4 \leq 1+4 \cdot T = 13$$

$$y_5 = \min\{1+5 \cdot T, 1+3 \cdot T\} = 1+3 \cdot T = 10$$

$$0 \leq x_5 \leq 1+3 \cdot T = 10$$

$$y_6 = \min\{1+6 \cdot T, 1+2 \cdot T\} = 1+2 \cdot T = 7$$

$$0 \leq x_6 \leq 1+2 \cdot T = 7$$

$$y_7 = \min\{1+7 \cdot T, 1+1 \cdot T\} = 1+1 \cdot T = 4$$

$$0 \leq x_7 \leq 1+1 \cdot T = 4$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

$$0 \leq x_i \leq y_i, i = 1, \dots, m$$

Example 2 - (3)


$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

$$54 \leq m + \frac{3}{2}m + \frac{3}{4}m^2 + (1 - (-1)^m)\frac{3}{8}$$

- total $n = 54$ bits
- $m = 7$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i) = 3$

| | |
|----|-----|
| 1 | 4 |
| 2 | 8 |
| 3 | 15 |
| 4 | 22 |
| 5 | 32 |
| 6 | 42 |
| 7 | 55 |
| 8 | 68 |
| 9 | 84 |
| 10 | 100 |

54 < 55




$m = 7$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Example 2 - (4)

$n = 54$
 $m = 7$
 $T = 3$



$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

$$y_1 = \min\{1+1 \cdot T, 1+7 \cdot T\} = 1+1 \cdot T = 4$$

$$0 \leq x_1 \leq 1+1 \cdot T = 4$$

$$y_2 = \min\{1+2 \cdot T, 1+6 \cdot T\} = 1+2 \cdot T = 7$$

$$0 \leq x_2 \leq 1+2 \cdot T = 7$$

$$y_3 = \min\{1+3 \cdot T, 1+5 \cdot T\} = 1+3 \cdot T = 10$$

$$0 \leq x_3 \leq 1+3 \cdot T = 10$$

$$y_4 = \min\{1+4 \cdot T, 1+4 \cdot T\} = 1+4 \cdot T = 13$$

$$0 \leq x_4 \leq 1+4 \cdot T = 13$$

$$y_5 = \min\{1+5 \cdot T, 1+3 \cdot T\} = 1+3 \cdot T = 10$$

$$0 \leq x_5 \leq 1+3 \cdot T = 10$$

$$y_6 = \min\{1+6 \cdot T, 1+2 \cdot T\} = 1+2 \cdot T = 7$$

$$0 \leq x_6 \leq 1+2 \cdot T = 7$$

$$y_7 = \min\{1+7 \cdot T, 1+1 \cdot T\} = 1+1 \cdot T = 4$$

$$0 \leq x_7 \leq 1+1 \cdot T = 4$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

$$0 \leq x_i \leq y_i, i = 1, \dots, m$$

Example 3 - (3)


$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

$$64 \leq m + \frac{3}{2}m + \frac{3}{4}m^2 + (1 - (-1)^m)\frac{3}{8}$$

- total $n = 64$ bits
- $m = 7$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i) = 3$

| | |
|----|-----|
| 1 | 4 |
| 2 | 8 |
| 3 | 15 |
| 4 | 22 |
| 5 | 32 |
| 6 | 42 |
| 7 | 55 |
| 8 | 68 |
| 9 | 84 |
| 10 | 100 |

64 < 68




$m = 8$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Example 3 - (4)

$n = 64$
 $m = 8$
 $T = 3$



$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

$$y_1 = \min\{1+1 \cdot T, 1+8 \cdot T\} = 1+1 \cdot T = 4$$

$$0 \leq x_1 \leq 1+1 \cdot T = 4$$

$$y_2 = \min\{1+2 \cdot T, 1+7 \cdot T\} = 1+2 \cdot T = 7$$

$$0 \leq x_2 \leq 1+2 \cdot T = 7$$

$$y_3 = \min\{1+3 \cdot T, 1+6 \cdot T\} = 1+3 \cdot T = 10$$

$$0 \leq x_3 \leq 1+3 \cdot T = 10$$

$$y_4 = \min\{1+4 \cdot T, 1+5 \cdot T\} = 1+4 \cdot T = 13$$

$$0 \leq x_4 \leq 1+4 \cdot T = 13$$

$$y_5 = \min\{1+5 \cdot T, 1+4 \cdot T\} = 1+4 \cdot T = 13$$

$$0 \leq x_5 \leq 1+4 \cdot T = 13$$

$$y_6 = \min\{1+6 \cdot T, 1+3 \cdot T\} = 1+3 \cdot T = 10$$

$$0 \leq x_6 \leq 1+3 \cdot T = 10$$

$$y_7 = \min\{1+7 \cdot T, 1+2 \cdot T\} = 1+2 \cdot T = 7$$

$$0 \leq x_7 \leq 1+2 \cdot T = 7$$

$$y_8 = \min\{1+8 \cdot T, 1+1 \cdot T\} = 1+1 \cdot T = 4$$

$$0 \leq x_8 \leq 1+1 \cdot T = 4$$

$$0 \leq x_i \leq y_i, i = 1, \dots, m$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Closed formula for $y_1 + y_2 + \dots + y_m$

$$\sum_{i=1}^m y_i = m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

$$\sum_{i=1}^m y_i = m + \frac{1}{2}mT + \frac{1}{4}m^2T \quad (\text{even } m)$$

$$\sum_{i=1}^m y_i = m + \frac{1}{2}mT + \frac{1}{4}m^2T + \frac{1}{4}T \quad (\text{odd } m)$$

$$y_i = \min\{1 + iT, 1 + (m + 1 - i)T\}, \quad i = 1, \dots, m$$

$$\begin{array}{ll} y_1 = 1 + 1 \cdot T & y_m = 1 + 1 \cdot T \\ y_2 = 1 + 2 \cdot T & y_{m-1} = 1 + 2 \cdot T \\ y_3 = 1 + 3 \cdot T & y_{m-2} = 1 + 3 \cdot T \\ \vdots & \vdots \end{array}$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Closed formula for even m case (1)

$$m = 2k$$

$$\frac{m}{2} = k$$

$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

$$m \frac{1}{2} \cdot k(k+1)$$

| | |
|--|-----------------------------------|
| $y_1 = \min\{1+1 \cdot T, 1+(m-0) \cdot T\}$ | $0 \leq x_1 \leq 1+1 \cdot T$ |
| $y_2 = \min\{1+2 \cdot T, 1+(m-1) \cdot T\}$ | $0 \leq x_2 \leq 1+2 \cdot T$ |
| $y_3 = \min\{1+3 \cdot T, 1+(m-2) \cdot T\}$ | $0 \leq x_3 \leq 1+3 \cdot T$ |
| $y_k = \min\{1+k \cdot T, 1+(k+1) \cdot T\}$ | $0 \leq x_k \leq 1+k \cdot T$ |
| $y_{k+1} = \min\{1+(k+1) \cdot T, 1+k \cdot T\}$ | $0 \leq x_{k+1} \leq 1+k \cdot T$ |
| $y_{m-2} = \min\{1+(m-2) \cdot T, 1+3 \cdot T\}$ | $0 \leq x_{m-2} \leq 1+3 \cdot T$ |
| $y_{m-1} = \min\{1+(m-1) \cdot T, 1+2 \cdot T\}$ | $0 \leq x_{m-1} \leq 1+2 \cdot T$ |
| $y_{m-0} = \min\{1+(m-0) \cdot T, 1+1 \cdot T\}$ | $0 \leq x_{m-0} \leq 1+1 \cdot T$ |

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

$$0 \leq x_i \leq y_i, i = 1, \dots, m$$

$$\frac{1}{2} \cdot k(k+1)$$

Closed formula for even m case (2)

$$1 + 2 + \cdots + k = \frac{1}{2}k(k+1)$$

$$\frac{n(a+l)}{2}$$

$$m + 2 \cdot \frac{1}{2}k(k+1)T$$

$$m = 2k$$

$$= m + k(k+1)T$$

$$\frac{m}{2} = k$$

$$= m + \frac{m}{2} \left(\frac{m}{2} + 1 \right) T$$

$$= m + \frac{m}{2}T + \frac{m^2}{4}T$$

$$\text{even } m : m + \frac{1}{2}mT + \frac{1}{4}m^2T$$

$$\text{odd } m : m + \frac{1}{2}mT + \frac{1}{4}m^2T + \frac{1}{4}T$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Closed formula for odd m case (1)

$$m = 2k+1$$

$$y_i = \min\{1+iT, 1+(m+1-i)T\}, \quad i = 1, \dots, m$$

$$m \frac{1}{2} \cdot k(k+1)$$

$$m+1 = 2k+2$$

$$y_1 = \min\{1+1 \cdot T, 1+(m-0) \cdot T\} \quad 0 \leq x_1 \leq 1+1 \cdot T$$

$$y_2 = \min\{1+2 \cdot T, 1+(m-1) \cdot T\} \quad 0 \leq x_2 \leq 1+2 \cdot T$$

$$y_3 = \min\{1+3 \cdot T, 1+(m-2) \cdot T\} \quad 0 \leq x_3 \leq 1+3 \cdot T$$

$$\frac{m+1}{2} = k+1$$

$$y_k = \min\{1+(k) \cdot T, 1+(k+3) \cdot T\} \quad 0 \leq x_k \leq 1+k \cdot T$$

$$y_{k+1} = \min\{1+(k+1) \cdot T, 1+(k+2) \cdot T\} \quad 0 \leq x_{k+1} \leq 1+(k+1) \cdot T \quad (k+1)$$

$$y_{k+2} = \min\{1+(k+2) \cdot T, 1+(k+1) \cdot T\} \quad 0 \leq x_{k+2} \leq 1+k \cdot T$$

$$y_{m-2} = \min\{1+(m-2) \cdot T, 1+3 \cdot T\} \quad 0 \leq x_{m-2} \leq 1+3 \cdot T$$

$$y_{m-1} = \min\{1+(m-1) \cdot T, 1+2 \cdot T\} \quad 0 \leq x_{m-1} \leq 1+2 \cdot T$$

$$y_{m-0} = \min\{1+(m-0) \cdot T, 1+1 \cdot T\} \quad 0 \leq x_{m-0} \leq 1+1 \cdot T$$

$$\frac{1}{2} \cdot k(k+1)$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

$$0 \leq x_i \leq y_i, i=1, \dots, m$$

Closed formula for odd m case (2)

$$1 + 2 + \dots + k = \frac{1}{2}k(k+1)$$

$$\frac{n(a+l)}{2}$$

$$m + 2 \cdot \frac{1}{2}k(k+1)T + (k+1)T$$

$$m = 2k+1$$

$$= m + k(k+1)T + (k+1)T$$

$$m+1 = 2k+2$$

$$= m + (k+1)^2T$$

$$\frac{m+1}{2} = k+1$$

$$= m + \left(\frac{m+1}{2}\right)^2 T$$

$$= m + \frac{m^2}{4}T + \frac{m}{2}T + \frac{1}{4}T$$

$$\text{even } m : m + \frac{1}{2}mT + \frac{1}{4}m^2T$$

$$\text{odd } m : m + \frac{1}{2}mT + \frac{1}{4}m^2T + \frac{1}{4}T$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Round and truncate values

$$\text{round}(x) = \text{truncate}(x+0.5)$$

$$\text{round}(3.2) = \text{truncate}(3.2+0.5) = 3$$

$$\text{round}(3.7) = \text{truncate}(3.7+0.5) = 4$$

$$\text{round}\left(\frac{m}{2} + \frac{m^2}{4}\right) = \text{truncate}\left(\frac{m}{2} + \frac{m^2}{4} + \frac{1}{4}\right)$$

$$\left(\frac{m}{2} + \left(\frac{m}{2}\right)^2 + \frac{1}{4}\right) = \frac{1}{4}(2m+m^2+1) = \frac{1}{4}(m+1)^2$$

| m | m/2 | (m/2)^2 | sum | sum + 1/4 |
|----|-------|---------|---------|-----------|
| 1 | 0+0.5 | 0+0.25 | 0+0.75 | 1 |
| 2 | 1 | 1 | 2 | 2.25 |
| 3 | 1+0.5 | 2+0.25 | 3+0.75 | 4 |
| 4 | 2 | 4 | 6 | 6.25 |
| 5 | 2+0.5 | 6+0.25 | 8+0.75 | 9 |
| 6 | 3 | 9 | 12 | 12.25 |
| 7 | 3+0.5 | 12+0.25 | 15+0.75 | 16 |
| 8 | 4 | 16 | 20 | 20.25 |
| 9 | 4+0.5 | 20+0.25 | 24+0.75 | 25 |
| 10 | 5 | 25 | 30 | 30.25 |
| 11 | 5+0.5 | 30+0.25 | 35+0.75 | 36 |
| 12 | 6 | 36 | 42 | 42.25 |


$$\text{even } m : m + \frac{1}{2}mT + \frac{1}{4}m^2T$$

$$\text{odd } m : m + \frac{1}{2}mT + \frac{1}{4}m^2T + \frac{1}{4}T$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Values of $m^2/4$

lsd = least significant digit



| m | m^2 | $lsd(m^2)$ | $lsd(m^2)/4$ |
|-----|-------|------------|--------------|
| 1 | 1 | 1 | 0.25 |
| 2 | 4 | 4 | 1 |
| 3 | 9 | 9 | 2.25 |
| 4 | 16 | 6 | 1.5 |
| 5 | 25 | 5 | 1.25 |
| 6 | 36 | 6 | 1.5 |
| 7 | 49 | 9 | 2.25 |
| 8 | 64 | 4 | 1 |
| 9 | 81 | 1 | 0.25 |
| 10 | 100 | 0 | 0 |
| 11 | 121 | 1 | 0.25 |
| 12 | 144 | 4 | 1 |
| 13 | 169 | 9 | 2.25 |
| 14 | 196 | 6 | 1.5 |
| 15 | 225 | 5 | 1.25 |
| 16 | 256 | 6 | 1.5 |
| 17 | 289 | 9 | 2.25 |
| 18 | 324 | 4 | 1 |
| 19 | 361 | 1 | 0.25 |
| 20 | 400 | 0 | 0 |
| 21 | 441 | 1 | 0.25 |
| 22 | 484 | 4 | 1 |
| 23 | 529 | 9 | 2.25 |
| 24 | 576 | 6 | 1.5 |
| 25 | 625 | 5 | 1.25 |
| 26 | 676 | 6 | 1.5 |
| 27 | 729 | 9 | 2.25 |
| 28 | 784 | 4 | 1 |
| 29 | 841 | 1 | 0.25 |
| 30 | 900 | 0 | 0 |
| 31 | 961 | 1 | 0.25 |
| 32 | 1024 | 4 | 1 |
| 33 | 1089 | 9 | 2.25 |
| 34 | 1164 | 6 | 1.5 |
| 35 | 1245 | 5 | 1.25 |
| 36 | 1336 | 6 | 1.5 |
| 37 | 1433 | 9 | 2.25 |
| 38 | 1536 | 6 | 1.5 |
| 39 | 1641 | 9 | 2.25 |
| 40 | 1760 | 0 | 0 |
| 41 | 1881 | 1 | 0.25 |
| 42 | 2004 | 4 | 1 |
| 43 | 2133 | 9 | 2.25 |
| 44 | 2264 | 6 | 1.5 |
| 45 | 2405 | 5 | 1.25 |
| 46 | 2556 | 6 | 1.5 |
| 47 | 2713 | 9 | 2.25 |
| 48 | 2880 | 0 | 0 |
| 49 | 3049 | 9 | 2.25 |
| 50 | 3240 | 0 | 0 |
| 51 | 3441 | 1 | 0.25 |
| 52 | 3656 | 6 | 1.5 |
| 53 | 3889 | 9 | 2.25 |
| 54 | 4144 | 4 | 1 |
| 55 | 4419 | 9 | 2.25 |
| 56 | 4720 | 0 | 0 |
| 57 | 5049 | 9 | 2.25 |
| 58 | 5404 | 4 | 1 |
| 59 | 5789 | 9 | 2.25 |
| 60 | 6200 | 0 | 0 |
| 61 | 6641 | 1 | 0.25 |
| 62 | 7112 | 6 | 1.5 |
| 63 | 7613 | 9 | 2.25 |
| 64 | 8144 | 4 | 1 |
| 65 | 8709 | 9 | 2.25 |
| 66 | 9300 | 0 | 0 |
| 67 | 9921 | 1 | 0.25 |
| 68 | 10576 | 6 | 1.5 |
| 69 | 11269 | 9 | 2.25 |
| 70 | 12000 | 0 | 0 |
| 71 | 12773 | 3 | 0.75 |
| 72 | 13596 | 6 | 1.5 |
| 73 | 14469 | 9 | 2.25 |
| 74 | 15396 | 4 | 1 |
| 75 | 16379 | 9 | 2.25 |
| 76 | 17420 | 0 | 0 |
| 77 | 18521 | 1 | 0.25 |
| 78 | 19684 | 6 | 1.5 |
| 79 | 20913 | 9 | 2.25 |
| 80 | 22200 | 0 | 0 |
| 81 | 23549 | 9 | 2.25 |
| 82 | 24960 | 0 | 0 |
| 83 | 26441 | 1 | 0.25 |
| 84 | 27996 | 6 | 1.5 |
| 85 | 29629 | 9 | 2.25 |
| 86 | 31340 | 0 | 0 |
| 87 | 33133 | 3 | 0.75 |
| 88 | 35000 | 0 | 0 |
| 89 | 36949 | 9 | 2.25 |
| 90 | 39000 | 0 | 0 |
| 91 | 41169 | 9 | 2.25 |
| 92 | 43460 | 0 | 0 |
| 93 | 45889 | 9 | 2.25 |
| 94 | 48460 | 0 | 0 |
| 95 | 51179 | 9 | 2.25 |
| 96 | 54060 | 0 | 0 |
| 97 | 57109 | 9 | 2.25 |
| 98 | 60340 | 0 | 0 |
| 99 | 63769 | 9 | 2.25 |
| 100 | 67400 | 0 | 0 |

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Procedure (4)

x_i delay_{ripple} ripple delay of a group

$$y_i = \min\{1+iT, 1+(m+1-i)T\}$$

$$\min\{\text{delay1}_{\text{skip}}, \text{delay2}_{\text{skip}}\}$$

skip delay over a group

$$0 \leq x_i \leq y_i, \quad i=1, \dots, m$$

$$\text{delay}_{\text{ripple}} \leq \text{delay1}_{\text{skip}}$$

$$\text{delay}_{\text{ripple}} \leq \text{delay2}_{\text{skip}}$$

- n bits
- m groups

find the smallest positive integer m such that

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

$$n \leq \sum_{i=1}^m y_i$$

so these are at least n unit squares
in the histogram,
starting with the first row,
row by row

Let x_i denote the number of
shaded squares in column i of the histogram,
 $i = 1, \dots, m$

Procedure (1)

(I) Let m be the smallest positive integer such that

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

(II) Let

$$y_i = \min\{1 + iT, 1 + (m + 1 - i)T\}, \quad i = 1, \dots, m$$

and construct a **histogram** whose i -th column has height y_i
for example, for $T=3$, and $n=48$, we have $m=7$

(III) It is easily verified that the area of the histogram in (II) is

$$m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T \geq n$$

so these are at least n unit squares in the histogram
starting with the first row, shade in n of the squares, row by row
Let x_i denote the number of shaded squares in column i of the histogram,
 $i = 1, \dots, m$

- total $n=48$ bits
- $m=7$ groups
- i -th group has x_i bits (size)
- constant skip delay $T = T(x_i) = 3$