

Logic Families Static-2 (H.2)

20151215

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References

Some Figures from the following sites

[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>

Weste & Harris Book Site

[2] en.wikipedia.org

[3] Digital Integrated Circuits : A Design Perspective,

Jan M. Rabaey,

(<http://bwracs.eecs.berkeley.edu/Classes/lcBook/>)

[4] Digital Electronics and Design with VHDL

Pedroni

Other MOS Architectures

Static MOS

Pseudo-nMOS Logic

Transmission-gate Logic

BiCMOS Logic

Dynamic MOS

Dynamic Logic




Domino Logic

C2MOS Logic

Weak / Strong pMOS

the same size
pMOS, nMOS

double size pMOS
minimum size nMOS




Weak pMOS

a Unit Inverter

Strong pMOS

hard to turn off nMOS
hard to become "H"
decreased input V_{th}


hard to turn off pMOS
hard to become "L"
increased input V_{th}



to turn off nMOS
 V_{in} have to be
closer to GND




to turn off pMOS
 V_{in} have to be
closer to V_{dd}




Skewed Inverters

Low Skewed Inverter

fall delay : faster




$$\left(\frac{W}{L}\right)_p = 1 \left(\frac{W}{L}\right)_n$$




Unskewed Inverter

Symmetric Inverter
Unit Inverter




$$\left(\frac{W}{L}\right)_p = 2 \left(\frac{W}{L}\right)_n$$




High Skewed Inverter

rise delay : faster




$$\left(\frac{W}{L}\right)_p = 4 \left(\frac{W}{L}\right)_n$$




High Skewed Inverter

Unskewed Inverter





Unskewed Inverter
Unit Inverter




High Skewed Inverter

rise delay : faster




reduce pMOS size



reduce nMOS size

reduce nMOS size



Unskewed Inverter

Unskewed Inverter

High Skewed Inverter

Unskewed Inverter





Unskewed Inverter Unit Inverter

High Skewed Inverter


rise delay : faster

rise delay comparison

equal
rise R



equal
fall R



fall delay comparison


Logic Effort : the same output current I
==> the same resistance

Unskewed Inverter

**Unskewed Inverter
Unit Inverter**

High Skewed Inverter



rise delay : faster



rise logical effort
 $G_u = 2.5/3 = 5/6 < 1$

reduced rise logical effort
 better rise delay

$\propto GH$



fall logical effort
 $G_d = 2.5 / 1.5 = 5/3 > 1$


increase fall logical effort
 worse fall delay

$\propto GH$

Unskewed Inverter
Unit Inverter * 1/2

Unskewed Inverter
Unit Inverter

High Skewed Inverter
rise delay : faster




$G_u = 2.5/3 = 5/6 < 1$

reduced rise logical effort

at the expense of increased fall logical effort

$G_d = 2.5 / 1.5 = 5/3 > 1$




suitable for rise delay critical application

i.e. when it is more important to reduce the rise delay than the fall delay


Low Skewed Inverter

fall delay : faster




Unskewed Inverter


Unit Inverter * 1/2



$$g_u = \frac{2}{1.5} = \frac{4}{3} > 1$$



Low Skewed Inverter



$$g_d = \frac{2}{3} < 1$$


Unskewed Inverter

Unit Inverter


suitalbe for fall delay
critical application

Ratioed Logic



resistive load



depletion load



pseudo-nMOS





weak
pMOS

$R_D \uparrow \rightarrow L \rightarrow 0 \quad NM \uparrow$
 $R_D \uparrow \rightarrow \text{rise delay} \uparrow$


Conflicting

Cascade Connections of Ratioed Logic




Load Lines of Ratioed Logic




resistive load




depletion load





pseudo-nMOS





ideal model
current source



Charging Current Aspect




t_{pLH} : large





charging
current
drops
rapidly





t_{pLH} : small



takes shorter time



pseudo-nMOS





weak pMOS

$R_p \uparrow \rightarrow L \rightarrow 0 \rightarrow NM \uparrow$
 $R_p \uparrow \rightarrow \text{rise delay} \uparrow$

Conflicting




Low Skewed Inverter

fall delay : faster




Unskewed Inverter

Symmetric Inverter
Unit Inverter




Unskewed Inverter



$$g_u = g_d \times 3 = \frac{4}{9} \times 3 = \frac{4}{3} > 1$$

Unskewed Inverter



$$g_d = \frac{4}{3} / 3 = \frac{4}{9} < 1$$

