CMOS Delay-7 (H.8)
Delay Model

20170124

.

References

Some Figures from the following sites

[1] http://pages.hmc.edu/harris/cmosvlsi/4e/index.html
Weste & Harris Book Site

[2] en.wikipedia.org

β : Device Transconductance Parameter
k : Process Transconductance Parameter
μ : Electron / Hole Mobility

pMOS $\quad \beta_p = k'_p \left(\frac{W}{L}\right)_p \qquad k'_p = \mu_p C_{ox} \qquad C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}}$

nMOS $\quad \beta_n = k'_n \left(\frac{W}{L}\right)_n \qquad k'_n = \mu_n C_{ox} \qquad C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}}$

Saturation Current

$$I_{dp} = \frac{\beta_p}{2} (V_{GSn} - |V_{Tp}|)^2 \qquad V_{Tp} < 0$$

$$I_{dn} = \frac{\beta_n}{2} (V_{GSn} - V_{Tn})^2 \qquad V_{Tn} > 0$$

$$\frac{\beta_n}{\beta_p} = \frac{k'_n \left(\frac{W}{L}\right)_n}{k'_p \left(\frac{W}{L}\right)_p} \qquad \frac{k'_n}{k'_p} = 2 \sim 3$$

$$\frac{k'_n}{k'_p} = \frac{\mu_n}{\mu_p} = r$$

fall time t_f

rise time t_r



$$R_n = \frac{1}{\beta_n (V_{DD} - V_{Tn})}$$

$$R_p = \frac{1}{\beta_n (V_{DD} - V_{Tn})}$$

$$\tau_n = R_n C_{out}$$

$$\tau_p = R_p C_{out}$$

$$C_{out} = C_{para} + C_L$$

MODEL

fall time	$t_f = 2.2\,\tau_n = \ln 9\,\tau_n$	$0.9\,V_{DD} \rightarrow 0.1\,V_{DD}$
rise time	$t_r = 2.2\,\tau_p = \ln 9\,\tau_p$	$0.1\,V_{DD} \rightarrow 0.9\,V_{DD}$
propagation delay time	$t_p = \frac{1}{2}(t_{pf} + t_{pr})$ $= 0.35(t_{pf} + t_{pr})$	$0.5\,V_{DD} \rightarrow 0.5\,V_{DD}$
propagation fall time	$t_{pf} = 0.7\,\tau_n = \ln 2\,\tau_n$	$V_{DD} \rightarrow 0.5\,V_{DD}$
propagation rise time	$t_{pr} = 0.7\,\tau_p = \ln 2\,\tau_p$	$0 \rightarrow 0.5\,V_{DD}$

$$\tau_n = R_n (C_{para} + C_L)$$

$$\tau_p = R_p (C_{para} + C_L)$$

$$C_{out} = C_{para} + C_L$$

$$\left(\frac{W}{L}\right)_p = r\left(\frac{W}{L}\right)_n$$

$$r = \frac{\mu_n}{\mu_p} = \frac{k'_n}{k'_p} > 1$$

$$R_n = R_p = R = \frac{1}{\beta(V_{DD} - V_T)}$$

$$\begin{cases} V_{out}(t) = V_{DD}\left(1 - e^{-t/\tau}\right) \\ V_{out}(t) = V_{DD}\, e^{-t/\tau} \end{cases}$$





$$\tau = R C_{out} = R\left(C_{par} + C_L\right)$$

Generic Switching Delay

$$t_s = t_0 + \alpha C_L \quad \Rightarrow \quad t_s = t_r = t_f$$

Generic Switching Delay

$$t_s = t_0 + \alpha C_L$$



t_0 : zero delay

α : slope

$$t \approx RC$$

$$\alpha \propto \frac{1}{\beta(V_{DD} - V_T)}$$

C_L







reference case $C_{in} = C_{L1}$

Generic Switching Delay of (1)

$$t_{s1} = t_0 + \alpha C_{L1}$$

$$= t_0 + \alpha C_{in}$$

$$C_{in} = C_{Gn} + C_{Gp}$$

$$= C_{ox}(A_{Gn} + A_{Gp}) \qquad A: \text{gate area}$$

the channel length L assumed

$$C_{in} = C_{ox} L (W_n + W_p)$$

$$= C_{ox} L (W_n + r W_p)$$

$$= C_{ox} L W_n \cdot (1 + r)$$

$$= C_{Gn} (1 + r)$$

When $C_L \gg C_{in}$



to minimize t_s

$\alpha \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow$ bigger size

speed v.s. area tradeoff

$t_s = t_0 + \alpha C_L \quad t \approx RC$

$\alpha \propto \frac{1}{\beta(V_{DD} - V_T)}$

C_L

to minimize t_s

$\alpha \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow$ bigger size

speed v.s. area tradeoff

Scaling Factor S

$$\beta' = S\beta$$

$$R' = \frac{R}{S}$$

$$\alpha' = \frac{\alpha}{S}$$

$$t_s = t_0 + \frac{\alpha}{S} C_L$$

($\frac{\alpha}{S}$: R, C_L: C)

Compensation Factor $\frac{1}{S}$

enables a NOT gate drive larger values of C_L

If $C_L = S\, C_{in}$ (increased by the scaling factor S)

then the switching time is the same

RC Delay Model




2
1
2R/2
R/1
2c
2c
1c
1c


2
2
2
3
3
3


R
R
R
R/3
R/3
R/3


2
2
2
3
3
3


2c
2c
2c
2c
2c
2c
2c
2c
2c
2
2
2
3
3
3
3c
3c
3c
3c
3c
3c


2C
2C 2C 2C
2C 2C 2C
2C 2C
2
2
2
3
3
3
3C
3C
3C
3C
3C
3C


2
2
2
3
3
3
9C
5C
5C
5C
3C
3C

Worst case falling



Worst case rising



- Resistance inversely proportional to width




i
n


2
1


2R/2
R/1


2c
2
2c
1c
1
1c


0
LIN
OFF
H
e
C
OFF
LIN
L


1
OFF
LIN
L
e
H
LIN
OFF


2
H
1
Charge +
discharge −
charge +
2
L
1

Linear Delay Model



Slope : logical effort



delay due to only internal cap without external load cap

$$d = g \cdot h + p$$

k c c