CMOS Delay-4 (H.4) Inverter Chain

20160928


Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References
Some Figures from the following sites
[1] http://pages.hmc.edu/harris/cmosvlsi/4e/index.html Weste & Harris Book Site
[2] en.wikipedia.org

Booth Hardware

- Booth encoder generates control lines for each PP
 - Booth selectors choose PP bits



18: Datapath Functional Units

CMOS VLSI Design 4th Ed.

27