

RAM (1A)



Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".



Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.


Block Diagram of a Memory Unit






Memory Control Lines







Address & Data Buses







RD & WR Operations







Memory Write Cycle



Memory Read Cycle





Memory Write Example




Memory Read Example



2-bit addr	4-bit word
00	0101
01	
10	1100
11	



Selecting a Word




Selecting a Word




A Memory Map


00




01



10



11



2-bit
addr

Bit 3

Bit 2

Bit 1

Bit 0

4-bit word

4x4 Memory










Diagram for a 4x4 Memory




Write Cycle Example for a 4x4 Memory




Bi-directional Data Bus




From CPU to Memory



From Memory to CPU



2 to 4 Decoder



2 x 4 decoder : 4 AND gates



10 x 1024 decoder : 1024 AND gates

4 x 16 decoder : 16 AND gates

Coincidence Decoder

10



k-bit address n-bit word




5 x 32

404 → 01100 10110

n-bit word



Time Sharing Address Bus



References

- [1] <http://en.wikipedia.org/>
- [2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4th ed.
- [3] D.M. Harris, S. L. Harris, "Digital Design and Computer Architecture"