Variable Block Adder (1A)


- •
- •

Copyright (c) 2022 - 2010 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.



Any kill or generate condition results in divided (broken) critical paths

All FA's in R-2 groups must have the propagate condition

The maximal delay Δ of a Carry Skip Adder is encountered when carry is generated in the least-significant bit position,


- rippling through *k*-1 bit positions,
- skipping over R-2 = N/k-2 groups in the middle,
- rippling to the k-1 bits of most significant group and
- being assimilated in the *N*-th bit position to produce the sum S_N :

$$\begin{aligned} \Delta_{\rm CSA} &= (k-1) \, \Delta_{\rm rca} + (R-2) \, \Delta_{\rm SKIP} + (k-1) \, \Delta_{\rm rca} \\ &= 2 \, (k-1) \, \Delta_{\rm rca} + (R-2) \, \Delta_{\rm SKIP} \\ &= 2 \, (k-1) \, \Delta_{\rm rca} + (N/k-2) \, \Delta_{\rm SKIP} \end{aligned}$$

$$\begin{split} \Delta_{\text{CSA}} &= (k - 1) \, \Delta_{\text{rca}} + (R - 2) \, \Delta_{\text{SKIP}} + (k - 1) \, \Delta_{\text{rca}} \\ &= 2 \, (k - 1) \, \Delta_{\text{rca}} + (R - 2) \, \Delta_{\text{SKIP}} \\ &= 2 \, (k - 1) \, \Delta_{\text{rca}} + (N/k - 2) \, \Delta_{\text{SKIP}} \end{split}$$

Carry Skip Adder is faster than RCA at the expense of a few relatively simple modifications.

The delay is still linearly dependent on the size of the adder N, however this linear dependence is reduced by a factor of 1/k



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers


 $N = R \cdot k$


however, <u>unlike</u> the carry select structure, the variable block adder must also worry about the <u>delay</u> from the Cin input through the block's ripple chain

Thus, after the carry chain passes the <u>midpoint</u> of the logic, the blocks begin <u>decreasing</u> in length.


This <u>balances</u> the path delays in the system and improves performance

The division of the overall structure into blocks depends on the details of the logic structure and the length of the entire computation






https://en.wikipedia.org/wiki/Carry-lookahead_adder



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers


7




Delay d1 from A, B to P – parallel, the <u>same</u> delay in each group

Delay d2 from A, B to C – serial, the <u>accumulated</u> delay from lsb


Delay d3 from A, B, Ci to Co – ripple carry delay




(1A)




Delay d3 from A, B, Ci to Co – ripple carry delay



7/1/22



10




11


the organization of the blocks in the variable block carry structure bears some similarity to the carry select structure


the early stages of the structure grow in length, with <u>short</u> blocks for the <u>low order bits</u>, building in length further in the chain in order to <u>equalize</u> the arrival time of the carry from the block with that of the previous block


https://en.wikipedia.org/wiki/Carry-lookahead_adder





Variable Block Adder (1A)















All carries propagated more quickly by varying the block sizes Accordingly the initial blocks of the adder are made smaller, so as to quickly detect carry generates that must be propagated

The middle blocks are made larger because they are not the problem case,

And then the most significant blocks are made smaller so that the late arriving carry inputs can be processed quickly

https://en.wikipedia.org/wikik/Carry-skip_adder





The longest path length through the carry skip block is potentially much <u>shorter</u> than the path from carry-in to carry-out through a ripple carry block.

However, the carry skip block has a slightly longer path from the least significant <g,t> input to carry output

Hence, this adder will only be faster when skipping groups makes up for the extra gate overhead <u>accumulated</u> by going from generate/transfer to carry-out


The maximum path length through a one block wide carry skip adder is the same as though a ripple carry adder, since the bottom block in a skip adder is a ripple carry






Binary Adders, T W Lynch, Master Thesis, University of Texas at Austin 1996

Two separate ripple carry adders



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry


Timing in broken carry chains



These computations can take place <u>before</u> the completion of the previous columns, since they do <u>not</u> depend on the <u>actual value</u> of the Cin signal the length of the adders and the breakpoint are carefully chosen such that the **adders** finish computations just as their Cin become available


High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Carry Select Fast Carry Logic



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry


Variable Block Adder (1A)



We use a block length <u>from low order</u> to <u>high order cells</u> of 2, 2, 4, 5, 7, 5, 4, 2, 1 for a normal 32 bit structure

8+17+7

The first and last block in each adder is a simple ripple carry chain, while all other blocks use the variable block structure.



https://en.wikipedia.org/wiki/Carry-lookahead_adder

Delay values of the variable block carry chain relative to other carry chains

The idea behind Variable Block Adder (VBA) is to <u>minimize</u> the <u>longest critical path</u> in the carry chain of a Carry Skip Adder, while allowing the <u>groups</u> to take <u>different sizes</u>.

Such an optimization in general does <u>not</u> result in an <u>increased complexity</u> as compared to the Carry Skip Adder

The <u>first</u> and last blocks are <u>smaller</u>, and the <u>intermediate</u> blocks are <u>larger</u>.

That compensates for the critical paths originating from the ends by <u>shortening</u> the length of the path used for the carry signal to ripple in the end groups, allowing carry to <u>skip over larger</u> groups in the middle.

There are two important consequences of this optimization:

- (a) the total delay is reduced as compared to a Carry Skip Adder
- (b) the delay dependency is <u>not</u> a <u>linear function</u> of the adder size N as in a <u>Carry Skip Adder</u>.

This dependency follows a square root function of N instead

For an optimized VBA, it is possible to obtain a <u>closed form</u> solution expressing this delay dependency

It is also possible to extend this approach to multi-levels of carry skip as done in a determination of the optimal sizes of the blocks on the first and higher levels of skip blocks is a **linear programming problem**, which does <u>not</u> yield a <u>closed form</u> solution.

Such types of problems are solved with the use of **dynamic programming** techniques.

The speed of such a mult-level VBA adder surpasses single-level VBA and that of fixed group Carry-Lookahead Adder (CLA).

For an optimized VBA, it is possible to obtain a closed form solution expressing this delay dependency which is given as: where: c1 , c2 , c3 are constants.

 $\Delta_{VBA} = c_1 + \sqrt{c_2 N + c_3}$

It is also possible to extend this approach to multiple levels of carry skip as done.

- (1) the speed of the logic gates used for CMOS implementation depends on the output load: fan-out, as well as the number of inputs: fan-in.
- (2) CLA implementation is characterized with a <u>large fan-in</u> which <u>limits</u> the available <u>size</u> of the groups.

On the other hand VBA implementation is simple.

Thus, it seems that CLA has passed the point of diminishing returns as far as an efficient implementation is concerned.

This example also points to the importance of modeling and incorporating appropriate technology parameters into the algorithm.

Most of the computer arithmetic algorithms developed in the past use a simple constant gate delay model.

(2.) a fixed-group CLA is not the best way to build an adder.

It is a sub-optimal structure which after being optimized for speed, consists of groups that are different in size yielding a largely irregular structure

There are other advantages of VBA adder that are direct result of its simplicity and efficient optimization of the critical path.

Those advantages are exhibited in the lower area and power consumption while retaining its speed.

Thus, VBA has the lowest energy-delay product as compared to the other adders in its class.

Delay model

Oklobdzija addition VLSI

On implementing addition in VLSI technology

Delay dependency : Fan-out, Fan-in, Delay estimates :

D_NAND = 1 +0.3Fo +0.5(Fi-2) D_NOR = 1 +0.5Fo +0.5(Fi-2) D_NAND = 0.7+0.3Fo

t denote the time required for a carry signal to ripple across a bit *T* denote the time required for the signal to skip over a group of bits *m* denotes the optimal number of groups for an n-bit carry chain *m* is the smallest positive integer satisfying

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$


Delay model

n : the number of bits in a carry skip adder *m* : the number of groups into which the bits are divided x_1, \ldots, x_m : the sizes of the groups beginning with the most significant bit

T : the time required for a carry signal to skip over a group of bits


To be precise we should write T = T(x) to indicate that *T* depends on the size *x* of the group over which the carry is skipped However, T changes very slowly with *x* over the range of group sizes So we assume that T is constant

For a given n, the following three step procedure gives An optimal way of dividing an n bit adder into groups of bits



n = 32

- total n = 32 bits
- *m* = 9 groups
- *i*-th group has *x*_i bits (size)
- constant skip delay $T = T(x_i)$



t denote the time required for a carry signal to ripple across a bit *T* denote the time required for the signal to skip over a group of bits *m* denotes the optimal number of groups for an n-bit carry chain

Procedure

(I) Let m be the smallest positive integer such that

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^{2}T + (1 - (-1)^{m})\frac{1}{8}T$$

(II) Let

$$y_i = min\{1+iT, 1+(m+1-i)T\}, i = 1, ..., m$$

and construct a histogram whose *i*-th column has height y_i for example, for T=3, and n=48, we have m=7

(III) It is easily verified that the area of the histogram in (II) is

$$m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T \ge n$$

so these are <u>at least *n* unit squares</u> in the histogram starting with the first row, shade in *n* of the squares, row by row Let x_i denote the number of shaded squares in column *i* of the histogram, i = 1, ..., m

- total n = 48 bits
- *m* =7 groups
- *i*-th group has *x_i* bits (size)
- constant skip delay $T = T(x_i) = 3$

Example 1 - (1)

For a 48 bit adder we have, from Figure

 $x_1 = x_7 = 4, x_2 = x_6 = 7, x_3 = 8, x_4 = x_5 = 9$

The maximum delay is experienced by a signal generated in the second bit position and terminating in the 47th bit position

the delay is mT = 21


- total n = 48 bits
- *m* =7 groups
- *i*-th group has *x_i* bits (size)
- constant skip delay $T = T(x_i) = 3$

Example 1 - (2)

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^{2}T + (1 - (-1)^{m})\frac{1}{8}T$$


$$48 \leq m + \frac{3}{2}m + \frac{3}{4}m^{2} + (1 - (-1)^{m})\frac{3}{8}$$

- total n = 48 bits
- *m* =7 groups
- *i*-th group has *x*_i bits (size)
- constant skip delay $T = T(x_i) = 3$



Variable Block Adder (1A)

38



$$y_{6} = min\{1+6 \cdot T, 1+2 \cdot T\} = 1+2 \cdot T = 7 \qquad 0 \le x_{6} \le 1+2 \cdot T = 7$$


$$y_{7} = min\{1+7 \cdot T, 1+1 \cdot T\} = 1+1 \cdot T = 4 \qquad 0 \le x_{7} \le 1+1 \cdot T = 4$$

 $0 \le x_i \le y_i, i=1,\ldots,m$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

39

Example 1 - (4)



consider a 54 bit adder

From 2(i), we see that again m=7.

If we shade 54 squares in Figure, we see that

 $x_1 = x_7 = 4, x_2 = x_6 = 7, x_3 = x_5 = 10, x_4 = 12$

Yields an optimal division of the adder. Again the maximum delay is mT = 21


- total n = 54 bits
- *m* =7 groups
- *i*-th group has *x_i* bits (size)
- constant skip delay $T = T(x_i) = 3$

Example 2 - (2)


$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^{2}T + (1 - (-1)^{m})\frac{1}{8}T$$

$$54 \leq m + \frac{3}{2}m + \frac{3}{4}m^{2} + (1 - (-1)^{m})\frac{3}{8}$$

- total n = 54 bits
- *m* =7 groups
- *i*-th group has *x*_i bits (size)
- constant skip delay $T = T(x_i) = 3$




Variable Block Adder (1A) 42



Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

 $0 \le x_i \le y_i, i=1,\ldots,m$

Example 2 - (4)



Consider a 64 bit adder From 2(i) we compute m=8.

the corresponding histogram is shown in Figure

The optimal gorup sizes are:

 $x_1 = x_8 = 4, x_2 = x_7 = 7, x_3 = x_6 = 10, x_4 = x_5 = 11$

The delay of the longest signal is mT = 24

• total n = 64 bits

• *m* =8 groups


- *i*-th group has *x*_i bits (size)
- constant skip delay $T = T(x_i) = 3$

Example 3 - (2)

$$n \leq m + \frac{1}{2}mT + \frac{1}{4}m^{2}T + (1 - (-1)^{m})\frac{1}{8}T$$

$$64 \leq m + \frac{3}{2}m + \frac{3}{4}m^{2} + (1 - (-1)^{m})\frac{3}{8}$$

- total n = 64 bits
- *m* =7 groups
- *i*-th group has *x*_i bits (size)
- constant skip delay $T = T(x_i) = 3$




Variable Block Adder (1A) 46

Example 3 - (3)

n =64 *m* =8 T =3

n =64	1	2	3	4	5	6	7	m=8
m =8 T =3								
			<►		< T >	↓	↓ ↑	
	<mark>y_i = min</mark>	$\{1+iT, 1+(n)\}$	m+1-i)T	i = 1,	<mark>, m</mark>			
	$y_1 = min$	$\{1 + 1 \cdot T, 1 + 1\}$	$8 \cdot T$ = 1 + 1	$\cdot T = 4$	$0 \leq x$	$1 \leq 1 + 1 \cdot 7$	r =4	
	$y_2 = mir$	$1 + 2 \cdot T$,1+	$7 \cdot T$ = 1+2	$2 \cdot T = 7$	$0 \leq x_{2}$	$_2 \leq 1+2\cdot 7$	Γ =7	
	$y_3 = mir$	$1 + 3 \cdot T, 1 + 3 \cdot T$	$6 \cdot T$ = 1+3	$3 \cdot T = 10$	$0 \leq x_{z}$	$_{3} \leq 1+3\cdot7$	Г = 10	
	$y_4 = mir$	$n\{1+4\cdot T,1+$	$-5 \cdot T$ = 1+4	$1 \cdot T = 13$	$0 \leq x_{2}$	$_{4} \leq 1+4\cdot 7$	T =13	
	$y_5 = mir$	$1 + 5 \cdot T$,1+	$4 \cdot T$ = 1+4	$1 \cdot T = 13$	$0 \leq x_{\rm g}$	$5 \leq 1+4\cdot 7$	T =13	
	y ₆ = mir	$1 + \frac{6}{1} \cdot T$,1+	$3 \cdot T$ = 1+3	$3 \cdot T = 10$	$0 \leq x_{0}$	$_{5} \leq 1+3\cdot7$	Г = 10	
	$y_7 = mir$	$n\{1+7\cdot T, 1+$	$2 \cdot T$ = 1+2	$2 \cdot T = 7$	$0 \leq x$	$_{7} \leq 1+2\cdot 7$	Γ =7	
	y ₈ = mir	$n\{1+8\cdot T,1+$	$\{1 \cdot T\} = 1 + 1$	$\cdot T = 4$	$0 \leq x_{s}$	$_{\rm B} \leq 1 + 1 \cdot 7$	[=4	
Oklobdzija:	High-Speed VLSI arit	thmetic units : adder	s and multipliers		0:	$\leq x_i \leq y_i, i =$:1,, <i>m</i>	

Example 3 - (4)



Ripple delay and skip delay

For a 32-bit adder, and the VBA scheme, we divided the Carry chain into blocks of sizes 1, ,3, 5, 7, 7, 5, 3, 1.

Why this division is optimal?

Let *t* denote the time required for a carry signal to ripple across a one bit in the carry chain, and let *T* denote the time required for the signal to skip over a group of bits.

By simulation of the blocks, we have found that t = 0.8 ns and T=165ns. To simplify our analysis, we normalize them So that t = 1 and T = 2.

Then we apply the theory developed for finding the optimal division of a carry chain

$$\Delta_{rca} = 1$$
 ripple delay over a bit

$$\Delta_{skip} = T$$
 skip delay over a group

Lemma 1 When the bits of a carry skip adder are grouped according to the scheme (i)-(iii), the maximum propagation time of a carry signal is mT


The carry generated at the 2^{nd} bit position and terminating at the (*n*-1) clearly has propagation time *mT*. We must show that any other signal has propagation time smaller than or equal to *mT*.

Consider a signal <u>originating</u> in the *i-th* group and terminating in the *j-th*, i < j. Denote its propagation time by P. Clearly


$$P \leq (x_i-1) + (j-i-1)T + (x_j-1) \leq mT$$

• *n* bits

Propagation delay P



Propagation delay P




$$P \leq (x_i - 1) + (j - i - 1)T + (x_j - 1) \leq mT$$
$$x_i \leq \min\{1 + iT, 1 + (m + 1 - i)T\}$$
$$x_j \leq \min\{1 + jT, 1 + (m + 1 - j)T\}$$


Assume a carry signal is <u>generated</u> in the *i-th* group and <u>terminated</u> in the *j-th*, i < j.

P denotes propagation time


$$P \leq min\{1+iT, 1+(m+1-i)T\} + min\{1+jT, 1+(m+1-j)T\} + (j-i-1)T - 2$$




Three cases



Case 1





Case 3

3. Finally, assume

$$\min\{1+iT, 1+(m+1-i)T\} = 1+(m+1-i)T$$

$$\min\{1+jT, 1+(m+1-j)T\} = 1+(m+1-j)T$$

$$P \le 1+(m+1-i)T+1+(m+1-j)T+(j-i-1)T-2 = 2mT-(2iT-T) \le 2mT-mT = mT$$

$$P \le \min\{1+iT, 1+(m+1-i)T\} + \min\{1+jT, 1+(m+1-j)T\} + (j-i-1)T - 2$$

$$P \le 1+(m+1-i)T + 1+(m+1-j)T + (j-i-1)T - 2 = 2(m+1-i)T-T$$

$$\le 2(m+1-i)T-T = 2mT-(2iT-T) = mT$$


$$1+iT \ge 1+(m+1-i)T \implies 2iT \ge (m+1)T \implies 2iT-T \ge mT$$

$$-(2iT-T) \le -mT$$

Lemma 2 Let *D* denote the maximum delay of a carry signal in a *n* bit carry skip adder with group sizes chosen optimally. Then

 $(m-1)T \leq D \leq mT$

Since we have exhibited a division of the carry chain into groups In such a way that the maximum delay of a carry signal is mTWe clearly have $D \leq mT$



- *n* bits
- *m* groups

Let $x_{1}, x_{2}, ..., x_{r}$ denote the optimal group sizes corresponding to *D*. For the moment assume that r=2k is even. By considering carries <u>originating</u> in group *i* and <u>terminating</u> in group, r-i+1, i = 1, ..., kwe deduce the following system inequalities

the maximum delay of a carry signal is mT

 $D \leq mT$

• *n* bits

• *m* groups

n bits

 r groups – optimal

1,
$$2k = r-(1-1)$$
, $i = 1$
2, $2k-1 = r-(2-1)$, $i = 2$

$$k, k+1 = r-(k-1), i = k$$


Even number **r** = 2**k** of groups (2)




$$P \leq (x_i-1) + (j-i-1)T + (x_j-1) \leq mT$$

$$\begin{array}{rrrr} (x_k-1) + (r-2k)T + (x_{k+1}-1) \leq D \\ mT & \leq D \end{array}$$

- *n* bits
- **r** groups






Even number **r** = 2**k** of groups (3)

r=2k

$$P \leq (x_i - 1) + (j - i - 1)T + (x_j - 1) \leq mT$$

- *n* bits
- r groups



$$(j - i - 1) = r - 2 = 2(k - 1)$$

 $(j - i - 1) = r - 4 = 2(k - 2)$
 $(j - i - 1) = r - 6 = 2(k - 3)$

$$(\mathbf{j}-\mathbf{i}-1)=\mathbf{r}-2\mathbf{k}=2(\mathbf{k}-\mathbf{k})$$

Even number **r** = 2**k** of groups (4)

r=2k

$$P \leq (x_i - 1) + (j - i - 1)T + (x_j - 1) \leq mT$$

$$\begin{aligned} (x_1 - 1) + 2(k - 1)T + (x_{2k} - 1) &\leq D \quad i = 1 \\ (x_2 - 1) + 2(k - 2)T + (x_{2k - 1} - 1) &\leq D \quad i = 2 \\ (x_3 - 1) + 2(k - 3)T + (x_{2k - 2} - 1) &\leq D \quad i = 3 \\ (x_k - 1) + 2(k - k)T + (x_{k + 1} - 1) &\leq D \quad i = k \\ rT &\leq D \end{aligned}$$

- *n* bits
- r groups

$$\sum_{i=1}^r x_i = n$$

$$\sum_{i=1}^{k} i = \frac{k(k+1)}{2}$$

$$2k = r$$

 $\frac{n}{2k} + \frac{(k+1)rT}{k(k+1)T} \leq (k+1)D$

Even number **r** = 2**k** of groups (5)

$$r=2k$$

$$n-2k+(k+1)rT-k(k+1)T \leq (k+1)D$$

$$\frac{n-2k}{k+1} + rT - kT \leq D$$

$$\frac{n-2k}{k+1} + 2kT - kT \leq D$$

$$\frac{n-2(k+1)+2}{k+1} + kT \leq D$$

$$\frac{n+2}{k+1} + (k+1)T - (T+2) \leq D$$

$$2\sqrt{(n+2)T} - (T+2) \leq D$$

$$\sqrt{4nT+8T} - (T+2) \leq D$$

arith mean
$$\geq$$
 geo mean

$$\frac{n+2}{k+1} + (k+1)T \geq 2 \cdot \sqrt{\frac{n+2}{k+1}} \cdot (k+1)T$$

$$\frac{n+2}{k+1} + (k+1)T \geq 2\sqrt{(n+2)T}$$
min when $\frac{n+2}{k+1} = (k+1)T$
 $\frac{n+2}{T} = (k+1)^2$
 $(k+1) = \sqrt{\frac{n+2}{T}}$

Let $x_1, x_2, ..., x_r$ denote the optimal group sizes corresponding to *D*. For the moment assume that r=2k+1 is odd. By considering carries <u>originating</u> in group *i* and <u>terminating</u> in group, r-i+1, i = 1,...,kwe deduce the following system inequalities

the maximum delay of a carry signal is mT

 $D \leq mT$

• *n* bits

• *m* groups

• *n* bits

• **r** groups – optimal

1,
$$2k+1 = r-(1-1)$$
, $i = 1$
2, $2k = r-(2-1)$, $i = 2$

$$k, k+2 = r-(k-1), i = k$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block Adder (1A)

64

Odd number **r = 2k+1** of groups (2)


r=2k+1


$$P \leq (x_i-1) + (j-i-1)T + (x_j-1) \leq mT$$

$$(x_k - 1) + (r - 2k)T + (x_{r-k+1} - 1) \le D$$

 $kT + (x_{k+1} - 1) \le D$

- *n* bits
- **r** groups






Odd number r = 2k+1 of groups (3)

r=2k+1

$$P \leq (x_i-1) + (j-i-1)T + (x_j-1) \leq mT$$

- *n* bits
- r groups



Odd number **r = 2k+1** of groups (4)

r=2k+1

$$P \leq (x_i - 1) + (j - i - 1)T + (x_j - 1) \leq mT$$

$$\begin{aligned} &(x_1 - 1) + 2(k - 1)T + T + (x_{2k+1} - 1) \leq D \\ &(x_2 - 1) + 2(k - 2)T + T + (x_{2k} - 1) \leq D \\ &(x_3 - 1) + 2(k - 3)T + T + (x_{2k-1} - 1) \leq D \\ &(x_k - 1) + 2(k - k)T + T + (x_{k+2} - 1) \leq D \\ &kT + (x_{k+1} - 1) \leq D \end{aligned}$$

 $\frac{n}{2k-1} + \frac{(r+1)kT}{k} - \frac{k(k+1)T}{k} \le (k+1)D$

• *n* bits

• r groups

$$\sum_{i=1}^r x_i = n$$

$$\sum_{i=1}^{k} i = \frac{k(k+1)}{2}$$

$$2k+1 = r$$

Odd number r = 2k+1 of groups (5)

r=2k+1

$$n - 2k - 1 + (r+1)kT - k(k+1)T \le (k+1)D$$

$$\frac{n-2k-1}{(k+1)} + \frac{(r+1)kT}{(k+1)} - kT \leq D$$

$$\frac{n-2k-1}{(k+1)} + \frac{(2(k+1))kT}{(k+1)} - kT \leq D$$

$$\frac{n-2k-1}{(k+1)} + kT \leq D$$

$$\frac{n-2(k+1)+1}{(k+1)} + (k+1)T - T \leq D$$

$$\frac{(n+1)}{(k+1)} + (k+1)T - (T+2) \leq D$$

$$2 \cdot \sqrt{(n+1)T} - (T+2) \leq D$$

$$\sqrt{4nT+4T} - (T+2) \leq D$$

arith mean \geq geo mean $\frac{(n+1)}{(k+1)} + (k+1)T \geq 2 \cdot \sqrt{(n+1)T}$ min when $\frac{(n+1)}{(k+1)} = (k+1)T$ $\frac{n+1}{T} = (k+1)^2$ $(k+1) = \sqrt{\frac{n+1}{T}}$

$$r=2k$$

$$\sqrt{4nT+8T} - (T+2) \leq D$$

$$r=2k+1$$

$$\sqrt{4nT+4T} - (T+2) \leq D$$

$$\sqrt{4nT+4T} - (T+2) \leq \sqrt{4nT+8T} - (T+2)$$

$$\sqrt{4nT+4T} - (T+2) \leq D$$

We will not produce an upper bound on mT.

Since *m* is the smallest positive integer satisfying

$$(m-1) + \frac{1}{2}(m-1)T + \frac{1}{4}(m-1)^2T + (1 - (-1)^{m-1})\frac{T}{8} < n$$

$$n \le m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T$$

$$(m-1) + \frac{1}{2}(m-1)T + \frac{1}{4}(m-1)^{2}T + (1-(-1)^{m-1})\frac{T}{8} < n$$

$$(m-1) + \frac{1}{2}(m-1)T + \frac{1}{4}(m-1)^{2}T + (1-(-1)^{m-1})\frac{T}{8} + 1 \leq n$$

$$(m) + \frac{1}{2}(mT-T) + \frac{1}{4}(m^{2}T - 2mT + T) + (1-(-1)^{m-1})\frac{T}{8} \leq n$$

$$m - \frac{1}{4}T + \frac{1}{4}m^{2}T + (1-(-1)^{m-1})\frac{T}{8} \leq n$$

$$m^{2}T^{2} + 4mT \leq 4nT + T^{2} - (1-(-1)^{m-1})\frac{T^{2}}{2}$$

$$\frac{1}{4}m^{2}T \leq n - m + \frac{1}{4}T - (1-(-1)^{m-1})\frac{T}{8}$$

$$m^{2}T^{2} + 4mT + 4 \leq 4 + 4nT + T^{2} - (1-(-1)^{m-1})\frac{T^{2}}{2}$$

$$(\frac{1}{4}m^{2}T) \cdot 4T \leq (n - m + \frac{1}{4}T - (1-(-1)^{m-1})\frac{T}{8}) \cdot 4T$$

$$(mT + 2)^{2} \leq 4 + 4nT + T^{2} - (1-(-1)^{m-1})\frac{T^{2}}{2}$$

$$m^{2}T^{2} \leq 4nT - 4mT + T^{2} - (1-(-1)^{m-1})\frac{T^{2}}{2}$$

$$mT \leq -2 + \sqrt{4 + 4nT + T^{2}} - (1-(-1)^{m-1})\frac{T^{2}}{2}$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block Adder (1A)

70

$$r=2k$$
 $\sqrt{4nT+8T}$
 $-(T+2) \leq D$
 $r=2k+1$
 $\sqrt{4nT+4T}$
 $-(T+2) \leq D$

$$mT \leq -2 + \sqrt{4 + 4nT + T^2} - (1 - (-1)^{m-1})\frac{T^2}{2}$$

$$mT - D \leq T + \frac{T^2 - 8T + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}{\sqrt{4nT + 8T} + \sqrt{4nT + 4 + T^2 - (1 - (-1)^{m-1})\frac{T^2}{2}}} \quad even \ r$$

$$mT - D \leq T + \frac{T^2 - 4T + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}{\sqrt{4nT + 4T} + \sqrt{4nT + 4 + T^2 - (1 - (-1)^{m-1})\frac{T^2}{2}}} \qquad odd r$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

Variable Block Adder (1A)

71

$$mT \leq -2 + \sqrt{4nT + T^2} + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}$$

$$r=2k \qquad \sqrt{4nT+8T} - (T+2) \le D \qquad mT-D \le T + \frac{T^2 - 8T + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}{\sqrt{4nT+8T} + \sqrt{4nT+T^2 + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}}{\sqrt{4nT+4T}}$$

$$r=2k+1 \qquad \sqrt{4nT+4T} - (T+2) \le D \qquad mT-D \le T + \frac{T^2 - 4T + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}{\sqrt{4nT+4T} + \sqrt{4nT+T^2 + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}}$$

r=2k even r

r=2k

$$mT \leq -2 + \sqrt{4nT + T^2} + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}$$

$$-D \leq -\sqrt{4nT+8T} + (T+2)$$

$$mT - D \leq T - \sqrt{4nT + 8T} + \sqrt{4nT + T^2 + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}$$

$$mT - D \leq T + \frac{T^2 - 8T + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}{\sqrt{4nT + 8T} + \sqrt{4nT + T^2 + 4 - (1 - (-1)^{m-1})\frac{T^2}{2}}}$$

r=2k even r

r=2k

 $X \stackrel{\text{def}}{=} 4 - (1 - (-1)^{m-1}) \frac{T^2}{2}$

$$mT \leq -2 + \sqrt{4nT + T^{2} + X}$$

$$-D \leq -\sqrt{4nT + 8T} + (T + 2)$$

$$mT - D \leq T - \sqrt{4nT + 8T} + \sqrt{4nT + T^{2} + X}$$

$$(-\sqrt{a} + \sqrt{b}) \cdot \frac{(+\sqrt{a} + \sqrt{b})}{(+\sqrt{a} + \sqrt{b})} = \frac{(-a + b)}{(+\sqrt{a} + \sqrt{b})}$$


$$(-\sqrt{4nT + 8T} + \sqrt{4nT + T^{2} + X}) \cdot \frac{(\sqrt{4nT + 8T} + \sqrt{4nT + T^{2} + X})}{(\sqrt{4nT + 8T} + \sqrt{4nT + T^{2} + X})}$$

$$\{-\sqrt{4nT + 8T} + \sqrt{4nT + T^{2} + X}\} \cdot \{+\sqrt{4nT + 8T} + \sqrt{4nT + T^{2} + X}\}$$

$$= -(4nT + 8T) + (4nT + T^{2} + X) = T^{2} - 8T + X$$

$$mT - D \leq T + \frac{T^2 - 8T + X}{\sqrt{4nT + 8T} + \sqrt{4nT + T^2 + X}}$$

r=2k+1 odd r



r=2k+1 odd r

r=2k+1

 $X \stackrel{\text{\tiny def}}{=} 4 - (1 - (-1)^{m-1}) \frac{T^2}{2}$

$$mT \leq -2 + \sqrt{4nT + T^{2} + X}$$

$$-D \leq -\sqrt{4nT + 4T} + (T + 2)$$

$$mT - D \leq T - \sqrt{4nT + 4T} + \sqrt{4nT + T^{2} + X}$$

$$(-\sqrt{a} + \sqrt{b}) \cdot \frac{(+\sqrt{a} + \sqrt{b})}{(+\sqrt{a} + \sqrt{b})} = \frac{(-a + b)}{(+\sqrt{a} + \sqrt{b})}$$

$$(-\sqrt{4nT + 4T} + \sqrt{4nT + T^{2} + X}) \cdot \frac{(\sqrt{4nT + 4T} + \sqrt{4nT + T^{2} + X})}{(\sqrt{4nT + 4T} + \sqrt{4nT + T^{2} + X})}$$

$$\{-\sqrt{4nT + 4T} + \sqrt{4nT + T^{2} + X}\} \cdot \{+\sqrt{4nT + 4T} + \sqrt{4nT + T^{2} + X}\}$$

$$= -(4nT + 4T) + (4nT + T^{2} + X) = T^{2} - 4T + X$$

$$mT - D \leq T + \frac{T^2 - 4T + X}{\sqrt{4nT + 4T} + \sqrt{4nT + T^2 + X}}$$

r=2k even r



$$\sqrt{4nT+T^{2}+4-(1-(-1)^{m-1})\frac{T^{2}}{2}} = \sqrt{4nT+T^{2}+X} \qquad mT-D \leq T + \frac{T^{2}-4T+X}{\sqrt{4nT+4T} + \sqrt{4nT+T^{2}+X}}$$

• odd m
(-1)^{m-1} = 1
(-1)^{m-1} = -1
(1-(-1)^{m-1}) = 0
(1-(-1)^{m-1}) = 2

$$\sqrt{4nT+4T^{2}} \qquad \sqrt{4nT+T^{2}+4-T^{2}}$$

$$= \sqrt{4nT+4}$$

r=2k even r

$$mT - D \leq T + \frac{T^2 - 8T + X}{\sqrt{4nT + 8T} + \sqrt{4nT + T^2 + X}}$$
$$mT - D \leq T + \frac{T^2 - 4T + X}{\sqrt{4nT + 4T} + \sqrt{4nT + T^2 + X}}$$

For n sufficiently large, we have $mT - \Delta < T + 1$ And since $mT - \Delta$ is an integer, $mT - \Delta \leq T$ This completes the proof of the lemma

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

 $X \triangleq 4 - (1 - (-1)^{m-1}) \frac{T^2}{2}$

The scheme 2(i)- 2(iii) given above for dividing the bits of a carry skip adder Into groups is optimal for $2 \le T \le 7$

Assume the scheme is not optimal and let D be the maximum delay Corresponding to an optimal division of the bits into groups Assume there are r groups in the optimal division. Since a carry in signal to the least significant bit group can skip over Each group we have $rT \le D \le mT$, so $r \le m$ If r = m then D = mT and the theorem holds by Lemma 1

If r = m-1 m and r have different parities and it follows from (5) that mT - D < T for $2 \le T \le 7$ so that D > (m-1)T = rT

This means that a signal which skips over each of the *r* groups has delay less than the maximum %DELTA

Similarly, if r < m-1, D > (m-1)T > rTSo that a signal which skips over each group has delay < D

It follows that a signal with delay D must start in a group *i*,

ripple to the end of this group, then skip over s < r groups and either terminate, or ripple through the first few bits of a group j > i

Let x_i and x_j denote the lengths of the *i*-th and *j*-th groups respectively.

Assume that i is chosen as <u>small</u> as possible and j as <u>large</u> as possible.

A signal originating in group *i*, rippling to the end of this group and then skipping over the next **s** group has delay

$$D \le (x_i - 1) + sT \le (x_i - 1) + (r - 1)T \le (x_i - 1) + (m - 2)T.$$

Since D > (m-1)T this implies that $x_i \ge T+1$ Divide group *i* into two groups such that the group containing the most significant bits has size *T*.

Since the *i*-th group is the first group in which a signal having maximum delay can originate, this subdivision does not increase the delay of any carry signal of maximum delay However, it increases the number of groups by 1

Suppose now that a carry signal originates in a group *i*, ripples to its end, skips over $s \le r-2$ groups and finally ripples through the first few bits of a group *j* and terminates.

We then have

$$D \leq (x_i-1) + sT + (x_j-1) \leq x_i + x_j - 2 + (m-3)T$$

рр

So that either $x_i \ge T+1$ or $x_j \ge T+1$ This means that we can subdivide one of the groups *i*, *j* without increasing *D*

Continuing in this way, we can always increase the number r of group in an optimal division of a carry chain by 1 without increasing D

If r < m

This means that we can arrive at an optimal division of the carry chain Into *m* groups.

We must then have which, together with Lemma 2, Implies $D \ge mT$ This completes the proof of the theorem

It is clear that the maximum delay of a carry signal in a carry skip adder Can be further reduced if signals are allowed to skip over blocks of groups We define a block to be an additional path allowing carry signal to skip Directly over groups.

We will describe an efficient scheme for dividing the carry chain into blocks of groups

We assume that the time required for a carry signal to skip over a block of groups is Tb.

Actually longer than the time Tg required to skip over a group

But for the sake of simplifying the analysis we will assume these two times to be Equal i.e. Tb = Tg.

However, out techinque extends to the case where $Tg \ll Tb$

Let M denote the number of blocks into which the groups of bits are divided Let D denote the maximum delay a carry signal can have in an adder divided into M blocks Clearly, $D \ge MT$. We will show how to choose the blocks such that D = MT

We will also show how to choose M for an adder of length n

Our blocks are chosen in such a way that the maximum delay of a signal originating and terminating in block I and M + -i is iT

Consider a signal originating in the first of these blocks and terminating In the second.

Such a signal will skip over M-2i blocks and will accordingly have

Delay \leq (iT) + (M-2i)T + iT = MT as desired

It follows from our work in section 2 that in order for a signal originating

And terminating in block I to have delay less or equal iT

We must choose the length of the ith and (M + 1 - i)th blocks

To be less or equal the number of unit squares in a histogram With base of width I

Thus the maximum length of the ith and (M + 1 - i)th blocks must be

I + 1 over 2 iT + 1 over 4 i^2 T + (1- (-1)^i) T over 8, I <= ceiling(M over 2)

To denote the smallest inter >= I

Thus for a given adder length n, we choose M to be the smallest positive integer Such that the expression (3.1) exceeds or equals n

```
2 Sum_{i=1}^{ceil((M-1) over 2} {i + {1 over 2} iT + {1 over 4} i^2 T
+ (1-(-1)^i) T over 8}
+ { (1-(-1)^<) over 2} { ceil(M over 2) + {1 over 2} ceil(M over 2) +
{1 over 4} ceil^2(M over 2) T + (1 -(-1)^ceil(M over 2)){T over 8} }
```

M is then the numer of blocks into which our adder must be divided. The formal statement of our algorithm is as follows


3(i) Choose M to be the smallest positive integer such that

3(ii) Form M blocks labeled 1, 2, ..., M with block I and M+1-i each containing

3(iii) treat each of the final blocks in 3(ii) as a complete carry chain and Divide it into groups optimally using the algorithm 2(i) - 2(iii)

Dividing groups into blocks

3(i) Choose M to be the smallest positive integer such that




 $y_{1,...,y_{m}}$

$$0 \le x_i \le y_i, i = 1, \dots, m$$

Oklobdzija: High-Speed VLSI arithmetic units : adders and multipliers

$$\sum_{i=1}^{m} x_i = n$$

91



 $y_{1,}..., y_{m}$

Given m, an optimal division of the carry chain into groups Can be obtained as follows

```
Let
```

```
y_i = min\{1+iT, 1+(m+1-i)T\}
```

Given y_1, \dots, y_m solve the minimization problem

```
\min_{x} \max_{x} \{x_{1,} \dots, x_{n}\}Subject to
```

$$0 \le x_i \le y_i, i = 1, \dots, m$$

And

$$\sum_{i=1}^{m} x_i = n$$

Any solution $x_{1,...,x_m}$ gives optimal group sizes for a division of the carry chain

The x's can be computed iteratively as follows:

Initially take $x_1 = x_m = 0$

At each iteration, increase as many of the x's as possible by one unit, without violating the constraints

 $0 \le x_i \le y_i, i=1,\ldots,m \qquad \sum_{i=1}^m x_i \le n$

An easy calculation shows that

$$\sum_{i=1}^{m} y_i = m + \frac{1}{2}mT + \frac{1}{4}m^2T + (1 - (-1)^m)\frac{1}{8}T \ge n$$

Thus, at some iteration, we have The algorithm terminates

$$\sum_{i=1}^{m} x_i = n \text{ and }$$

For n=32, we have m=7, (y1, y2, y3, y4, y5, y6, y7) = (3,5,7,9,7,5,3)The above algorithm gives (x1, x2, x3, x4, x5, x6, x7) = (3,5,5,6,5,5,3)

A carry chain divided in this way has maximum delay D = mT = 14Since one unit of delay is 0.8ns, the maximum delay for 32-bit carry chain is D = 14*0.8ns = 11.2nsThis time involves only the delay in the carry chain

It is easy to check that this is also the delay for a chain divided into groups of sizes 1,3,5,7,7,5,3,1. Thus this is also an optimal subdivision

The worst case delay includes the time needed to generate p_i and g_i signals Delay of the carry chain, and the time for producing last sum bit s_n

Implement it with a string of multiplexers

The multiplexer cell is designed as very fast

Multiplexers are designed as very fast structures using buffered pass gates and in this sense are similar to the Manchester carry chain which has been shown to be the most effective implementation of a carry chain

The implementation of a single carry block is done by mixing a 4 to 1 multiplexer (actually used as a 3 to 1)

In the last stage with a string of 2 to 1 multiplexers

a carry bypass is connected to inputs 3 and 4 of the 4:1 multiplexer (group carry multiplexer) and the selection of the carry bypass is activated by the NAND gate singaling when the condition for group propagate is reached and activating the group multiplexer in turn.

The32-bit implementation of the VBA adder is obtained By connecting the groups of the sizes calculated For the full length of n=32 bits

To increase the speed further we used a faster inverting version Of the multiplexer, alternating between Ci and Cb_i signals