# **Vectored Interrupt Programming**

Young Won Lim 4/21/23 Copyright (c) 2023 - 2014 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice.

ARM System-on-Chip Architecture, 2<sup>nd</sup> ed, Steve Furber

Introduction to ARM Cortex-M Microcontrollers – Embedded Systems, Jonathan W. Valvano

Digital Design and Computer Architecture, D. M. Harris and S. L. Harris

ARM assembler in Raspberry Pi Roger Ferrer Ibáñez

https://thinkingeek.com/arm-assembler-raspberry-pi/

#### **Standard Interrupt Controller**

The **standard** interrupt controller <u>sends</u> an interrupt signal to the <u>processor</u> core when an <u>external device</u> requests servicing.

It can be programmed to <u>ignore</u> or <u>mask</u> an <u>individual</u> device or <u>set</u> of devices.

The interrupt handler <u>determines</u> <u>which device</u> requires servicing by <u>reading</u> a device bitmap register in the interrupt controller. standard interrupt controller

programmable <u>mask</u>

*interrupt source by <u>reading</u> a device register* 

http://s3-us-west-2.amazonaws.com/valpont/uploads/20160326012043/Exception\_handling.pdf

#### **Vectored Interrupt Controller**

# The VIC is more powerful than the standard interrupt controller

- prioritizes interrupts
- <u>simplifies</u> the determination of interrupt source (of which device caused the interrupt)
- a priority is associated with a handler address for each interrupt request
- the VIC <u>asserts</u> an interrupt signal <u>to the core</u> only when the priority of a new interrupt is <u>higher</u> than that of the currently executing interrupt handler.

VIC = IVT + Priority

Vectored Interrupt Controller (VIC) Interrupt Vector Table (IVT)

priority – handler address

preemptive interrupt handling

http://s3-us-west-2.amazonaws.com/valpont/uploads/20160326012043/Exception\_handling.pdf

#### Multiple ISR handlers

Usually in the old generation controllers, there is <u>only one</u> ISR that handles <u>multiple</u> interrupt sources.

> the ISR <u>checks</u> the particular register to find the interrupt source – <u>who</u> is <u>interrupting</u> the processor.

large interrupt latency

to reduce interrupt latency,

ARM has come up with an idea of a vector interrupt controller (**VIC**) where each interrupt can have <u>separate</u> ISR's

each ISR <u>address</u> will be stored in the Interrupt Vector Table.

Default ISR

ISR determines the interrupt source

One ISR – multiple interrupt sources

Large latency

#### Separate ISR's, IVT

IRQ source 1	 ISR 1 address
IRQ source 2	 ISR 2 address
IRQ source 3	 ISR 3 address
If IRQ source <b>i</b> ,	then jump to ISRi

#### IRQ sources and ISR addresses

The VIC provides a software interface to the interrupt system.

In a standard interrupt controller, software must <u>determine</u> the source that is requesting service where its ISR is loaded.

In a vectored interrupt controller, <u>hardware</u> supplies the starting address, or vector address, of the ISR corresponding to the interrupt source that has the <u>highest</u> priority SW (ISR) determines the interrupt source

Jump address must be loaded

HW determines the interrupt source

A table lookup of <u>IVT</u> provides the jump address (the specific ISR)

#### **Interrupt Vector Table**

Interrupt vector table (IVT)

contains the address of the IRQ handlers of every interrupt.

directs the PC where to go, when an interrupt occurs.

refers <u>early generation</u> of VIC, because they just point the address when an interrupt occurs.

priority was not fully applied

VIC = IVT + Priority

Old VIC = IVT only, no priority

## VIC interrupt handling types (1)

#### the VIC interrupt handling types

- make the core jump directly to the handler address for the device (Vectored IRQ)
- either call the standard interrupt exception handler, which can <u>load the handler address</u> for the device from the VIC (Non-Vectored IRQ)

VIC = IVT + Priority

Vectored IRQ unique ISR jump to the address

Non-vectored IRQ default ISR <u>load</u> the address

#### in lpc214x

VICVectAddr VICDefVectAddr : holds the address of the associated ISR i.e the one which is <u>currently active</u>.
: stores the <u>address</u> of the "default/common" ISR for a Non-Vectored IRQ occurs

http://s3-us-west-2.amazonaws.com/valpont/uploads/20160326012043/Exception\_handling.pdf

## VIC interrupt handling types (2)

VIRQ (Vectored IRQ) has dedicated IRQ <u>service routine</u> for *each* Vectored interrupt <u>source</u>

NVIRQ (Non-Vectored IRQ) has the same IRQ <u>service routine</u> for *all* Non-Vectored Interrupts. VIC = IVT + Priority

Vectored IRQ dedicated ISR for each IRQ source

Non-vectored IRQ default ISR for all IRQ sources

in lpc214x

VICVectAddr VICDefVectAddr

- : holds the address of the associated **ISR** i.e the one which is <u>currently active</u>.
- : stores the address of the "default/common" ISR for a Non-Vectored IRQ occurs

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

## VIC interrupt handling types (3)

#### Vectored means that

the CPU is <u>aware</u> of the address of the ISR when the interrupt occurs

#### Non-Vectored means that

CPU <u>doesn't know</u> the address of the ISR nor the source of the IRQ when the interrupt occurs it needs to be <u>supplied</u> with the ISR address.

#### For the Vectored Interrupt Controller, the system internally maintains a table IVT (Interrupt Vector Table)

which contains the information about Interrupts sources and their corresponding ISR address.

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

VIC = IVT + Priority

Vectored IRQ ISR address is known jump to the address

Non-vectored IRQ IRQ address <u>not</u> known <u>load</u> the address

IRQ source 1ISR 1 addressIRQ source 2ISR 2 addressIRQ source 3ISR 3 address

#### **ARM FIQ**

In an ARM system, two levels of interrupts are available:

#### Fast Interrupt reQuest (FIQ)

- For <u>fast</u>, low latency interrupt handling.

#### Interrupt ReQuest (IRQ)

- For more general interrupts.
- a <u>single</u> FIQ source system for a low-latency interrupt
  - the ISR is executed <u>directly</u> <u>without</u> <u>determining</u> the source of the interrupt
  - this reduces the interrupt latency
- the banked registers of FIQ mode can be used more efficiently, without incurring a context save overhead

Single FIQ source system

**Register bank** 

#### 3 categories of IRQ's

The ARM Vectored Interrupt Controller (VIC) takes 32 interrupt request inputs and programmably assigns them into 3 categories,

- FIQ
- vectored IRQ
- non-vectored IRQ.

#### **Nested Vectored Interrupt Controller**

A <u>Nested</u> Vectored Interrupt Controller (NVIC) is used to manage the interrupts from <u>multiple interrupt sources</u>.

NVIC is closely integrated with the processor core to achieve low-latency interrupt processing and efficient processing of late arriving interrupts.

### NVIC vs. VIC (1)

every interrupt with certain priority levels

each interrupt is <u>serviced</u> / <u>processed</u> with its own priority level.

Servicing / processing the interrupt means the processing of the part of codes inside the IRQ handler of the respective interrupt.

#### Interrupt handling of

- Nested Vectored Interrupt Controller (NVIC)
- Vectored Interrupt Controller (VIC)
- Interrupt Vector Table (IVT)

### NVIC vs. VIC (2)

Example assumption :

Priority 1 (P1) - highest Priority 2 (P2) - second highest

There are two different interrupts X and Y with priority levels P1 and P2 respectively.

- interrupts X and Y occur at the same time.
- interrupt Y (P2) has occured first and while servicing interrupt Y (P2) interrupt X (P1) occurs

### Nested VIC handling (1)

• If interrupts X and Y occur at the same time.

first X (P1) is <u>processed</u>, Y (P2) is <u>put on hold</u>.

<u>After</u> processing X, Y is <u>processed</u>.



## Nested VIC handling (2)

 If interrupt Y (P2) has occured first and interrupt X (P1) occurs while servicing interrupt Y (P2)

Then, the controller <u>puts</u> the interrupt Y's IRQ handler <u>on hold</u> and <u>processes</u> the interrupt X's IRQ handler <u>completely</u> and then <u>resumes</u> the interrupt Y's IRQ handler

So, it <u>processes</u> interrupt by nesting them within each other.



## VIC handling (1)

• If interrupts X and Y occur at the same time.

first X (P1) is <u>processed</u>, Y (P2) is <u>put on hold</u>.

<u>After</u> processing X, Y is <u>processed</u>.



## VIC handling (2)

 If interrupt Y (P2) has occured first and interrupt X (P1) occurs while servicing interrupt Y (P2)

Then, the controller <u>processes</u> the interrupt Y's IRQ handler <u>completely</u>

and then the <u>processes</u> the interrupt X's IRQ handler





#### NVIC features in cortex M (1)

- external interrupts (1 ~ 240)
- bits of priority (3 ~ 8)
- a dynamic **re-prioritization** of interrupts.
- priority grouping enables the <u>selection</u> of preempting interrupt levels
   non-preempting interrupt levels.
- support for tail-chaining and late arrival of interrupts. This enables <u>back-to-back</u> interrupt processing without the overhead of state <u>saving</u> and <u>restoration</u> between interrupts.

#### NVIC features in cortex M (2)

- processor state **<u>automatically</u>** 
  - saved on interrupt entry,
  - restored on interrupt exit,
  - with <u>no</u> instruction <u>overhead</u>.
- Optional Wake-up Interrupt Controller (WIC), providing ultra-low-power sleep mode support.
- Vector table can be located in either RAM or flash.

<u>All interrupts</u> including the core exceptions are <u>managed</u> by the NVIC.

The NVIC maintains knowledge of the <u>stacked</u>, or <u>nested</u>, interrupts to enable tail-chaining of interrupts.



### Nesting, Tail Chaining, and Late Arrival (1)

#### preemption

interrupts the <u>context</u> by <u>pushing</u> registers onto a stack and <u>popping</u> them later to return to the interrupted <u>context</u>

#### • tail-chaining

allows <u>additional handlers</u> to be executed <u>without</u> additional <u>pushing</u> and <u>popping</u> of registers.

 consider a diagram <u>priority</u> on the <u>vertical</u> axis <u>time</u> on the <u>horizontal</u>.

## Nesting, Tail Chaining, and Late Arrival (1)



## Nesting, Tail Chaining, and Late Arrival (A)

- initially, the thread is running at base priority level.
- at some point IRQ2 is requested and the thread is immediately preempted by pushing it onto the stack, and start running the ISR2
- while ISR2 is active, IRQ1 requests since IRQ1 has a higher priority than IRQ2, ISR2 is also preempted and pushed onto the stack, and ISR1 is executed.
- when ISR1 completes, we pop back to the next highest priority ISR2.
- When that completes, we pop back to the thread.

foreground <mark>push</mark> IS	R2 push ISR1	pop ISR2 pop	foreground
---------------------------------	--------------	--------------	------------

## Nesting, Tail Chaining, and Late Arrival (B)

- The benefit
  - distinct levels of priority
  - always working on the most important task
  - *minimize* the interrupt latency for the highest priority interrupt at any time.
- The cost
  - a few cycles performing housekeeping (push, pop) around the interrupts.
- creating *multiple* stack frames
   *increases* the need for stack memory
   *consumes* energy for several memory cycles

## Tail chaining example



## Nesting, Tail Chaining, and Late Arrival (C)

- IRQ1 programmed at a <u>higher priority</u> than IRQ2, thus IRQ2 <u>cannot preempt</u> IRQ1.
- when IRQ1 and IRQ2 have the <u>same priority</u>, thus one IRQ <u>cannot preempt</u> the other.
- assume IRQ1 and IRQ2 have the same priority
- IRQ1 preempts the thread with a stack push, but when IRQ2 occurs. it remains pending and ISR1 runs to completion.

- At the end of ISR1, the NVIC then arbitrates to IRQ2 and runs ISR2 simply by reading the vector table again and branching to that address.
- Only when ISR2 is completed and there are <u>no</u> other pending interrupts, the stack popped to return to the thread.
- In this case, there was <u>less</u> *control* of interrupt <u>latency</u>.
- as any interrupt that occurred while another interrupt was active, would have to wait for that active ISR to complete.



## Nesting, Tail Chaining, and Late Arrival (E)

to perform the housekeeping between interrupts

- *fewer cycles* were spent
- less energy used
- less memory space used

these lead to

- better overall throughput
- lower power
- smaller memory requirements

• ARM recommends programming interrupts into as *few* priority levels as needed, and therefore, using tail-chaining as widely as possible to take advantage of these benefits.

#### If the lower (or equal) priority IRQ2 cannot preempt IRQ1



## Nesting, Tail Chaining, and Late Arrival (F)

- a couple of cases in which the processor might execute the exception handler <u>after fewer</u> cycles of interrupt latency.
- One such case is the late-arriving interrupt.
- a lower priority interrupt causes the interrupt entry sequence to start.
- the interrupted context has its registers pushed onto the stack.
- While this is happening, a higher priority interrupt comes in.
- The processor still

has to read the vector table to get the new vector, but does <u>not</u> need to restart the stack push, so some cycles may be saved.



### Nesting, Tail Chaining, and Late Arrival (1)



## Nesting, Tail Chaining, and Late Arrival (2)

- ARM7TDMI
- Load Multiple uninterruptible and hence
- The core must complete
- The POP and then full stack PUSH

	IRQ1	IRQ1	IRQ2	IRQ2	
Traditional Interrupt handling Must <u>complete</u> stack cycle	push	рор	push	рор	
		<ul> <li>ARMv8-M Processor</li> <li>POP may be <u>abandoned</u> early</li> <li>if another Interrupt arrives</li> <li>If POP is <u>interrupted</u>,</li> <li>the new handler can be <u>fetched directly</u></li> </ul>			
	IRQ1	IRQ1		IRQ2	
ARMv8-M processor may <u>abandon</u> stack operation <u>dynamically</u>	push	рор ТС		рор	

### Nesting, Tail Chaining, and Late Arrival (1)



### Nesting, Tail Chaining, and Late Arrival (G)

- A similar case arises
   if a new interrupt arrives just <u>before</u> the end of an ISR, and with priority <u>equal</u> or <u>less than</u> the current ISR, but higher than any other pending or active ISR so that the newly detected interrupt immediately becomes the <u>next</u> interrupt to be <u>handled</u> in priority order.
- Again, the vector table needs to be <u>read</u> to access the new ISR, but tail-chaining does <u>not require</u> any stacking operation
- The interrupt latency could be lower than normal.

https://www.coursera.org/lecture/armv8-m-architecture-fundamentals/nesting-tail-chaining-and-late-arriving-examples-FmA6E

.

### Nesting, Tail Chaining, and Late Arrival (2)

- a pending higher priority exception is handled <u>before</u> an already pending lower priority exception <u>even after</u> exception entry sequence has started
- the lower priority exception is handled <u>after</u> the higher priority exception



https://www.coursera.org/lecture/armv8-m-architecture-fundamentals/nesting-tail-chaining-and-late-arriving-examples-FmA6E

IRQ1 is handled even after

IRQ2's entry sequence has started

### Nesting, Tail Chaining, and Late Arrival (1)




https://www.coursera.org/lecture/armv8-m-architecture-fundamentals/nesting-tail-chaining-and-late-arriving-examples-FmA6E

- In the case where the exception exit has already <u>started</u>, a similar situation arises.
- •
- In the traditional model, the stack pop would have to complete, and then those same registers would need to be pushed again as part of the new exception handler.
- In Cortex M, the stack pop can simply be abandoned, leaving the stack frame on the stack, and only a tail-chain is then needed to enter the new ISR.

https://www.coursera.org/lecture/armv8-m-architecture-fundamentals/nesting-tail-chaining-and-late-arriving-examples-FmA6E

- The ARM-Architecture Reference Manual mentions <u>three</u> design options that can be implemented for **CortexM**.
- In the Instruction Set Attribute Register 2 (ID\_ISAR2), bits[11:8]:
  - None supported.
     This means the LDM and STM instructions are not interruptible. ARMv7-M reserved.
  - LDM and STM instructions are restartable.
  - •
  - LDM and STM instructions are continuable.

- If an STM or LDM instruction is interrupted, EPSR is set to indicate the point from which the execution can continue, and then exception entry is triggered.
- the stacked PSR value that contains this information, just as it contains the Thumb bit from the interrupted code.
- If your new context has zero in the ISI bits of the stacked PSR, you should not see a usage fault exception for the reasons you give.

- If LDM and STM are implemented as restartable or continuable, then no, the stack will not be corrupted by this process. (That would be a nightmare!)
- If LDM and STM are restartable then the stack pointer is simply reset to the value it had at the start of the LDM/STM and the instruction is executed anew;
- if they are continuable then the stack pointer is not modified but a partial STM/LDM is performed to complete the instruction.

 You don't mention exactly how you're achieving a context switch, but I assume you are manually pushing r4-r11 to the process stack, then saving the PSP somewhere and updating it to point to the new context on a different stack, before popping r4-r11 and triggering an exception return

 that's certainly the usual way to go about it.

# Nest VIC (1)

- In a microcontroller, such as those at the heart of industrial motion controllers, interrupts serve as a way to immediately divert the CPU from its current task to another, more important task.
- An interrupt can be triggered internally from the microcontroller (MCU) or externally, by a peripheral.
- the interrupt alerts the CPU to an occurrence such as a time-based event
  - · a specified amount of time has elapsed or
  - a specific time is reached, for example,
- a change of state, or
- the start or end of a process.

# Nest VIC (2-1)

- Another method of monitoring a timed event or change of state is referred to as "polling."
- With polling, the status of a timer or state change is periodically checked.
- The downsides of polling are the risk of excessive latency (delay) between the actual change and its detection, the possibility of missing a change altogether, and the increased processing time and power it requires.
- •

•

•

#### Nest VIC (2-2)

 When an interrupt occurs, an interrupt signal is generated, which causes the CPU to stop its current operation, save its current state, and begin the processing program — referred to as an interrupt service routine (ISR) or interrupt handler

- associated with the interrupt.
- •
- When the interrupt processing is complete,
- the CPU restores its previous state and resumes where it left off.

# Nest VIC (3)

- Nested vector interrupt control (NVIC) is a method of prioritizing interrupts, improving the MCU's performance and reducing interrupt latency.
- NVIC also provides implementation schemes for handling interrupts that occur when other interrupts are being executed or when the CPU is in the process of restoring its previous state and resuming its suspended process.
- •
- The term "nested" refers to the fact that in NVIC, a number of interrupts can be defined (up to several hundred in some processors), and each interrupt is assigned a priority, with "0" being the highest priority.
- In addition, the most critical interrupt can be made non-maskable, meaning it cannot be disabled (masked).

# Nest VIC (4)

- One function of NVIC is to ensure that higher priority interrupts are completed before lower-priority interrupts, even if the lower-priority interrupt is triggered first.
- For example, if a lower-priority interrupt is being registered\* or executed and a higher-priority interrupt occurs, the CPU will stop the lower-priority interrupt and process the higher-priority one first.
- \* A register is a special, dedicated memory circuit within the CPU that can be written and read much more quickly than regular memory.
- The register is used to store information such as calculation results, CPU execution states, or other critical program information.

### Nest VIC (5)

 Similarly, a handling scheme referred to as "tail-chaining" specifies that if an interrupt is pending while the ISR for another, higher-priority another interrupt completes, the processor will immediately begin the ISR for the next interrupt, without restoring its previous state.

•

• The term "vector" in nested vector interrupt control refers to the way in which the CPU finds the program, or ISR, to be executed when an interrupt occurs.

•

٠

### Nest VIC (6)

- Nested vector interrupt control uses a vector table that contains the addresses of the ISRs for each interrupt.
- When an interrupt is triggered, the processor gets the address from the vector table.
- •
- The prioritization and handling schemes of nested vector interrupt control reduce the latency and overhead that interrupts typically introduce and
- ensure low power consumption, even with high interrupt loading on the controller.

#### Single VIC diagram in STR91x



https://www.st.com/resource/en/application\_note/an2593-str91x-interrupt-management-stmicroelectronics.pdf

Vectored Interrupt Programming



**STR91**x

#### Single VIC diagram in STR91x



https://www.st.com/resource/en/application\_note/an2593-str91x-interrupt-management-stmicroelectronics.pdf

#### VIC interrupt priority level in STR91x

Interrupt	Configured Priority
VIC0 FIQ / VIC1 FIQ	NA
VIC0 IRQ	0
VIC0 IRQ	1
VIC0 IRQ	15
VIC1 IRQ	0
VIC1 IRQ	1
VIC1 IRQ	15

Vectored Int 0 source Vectored Int 0 ISR address
Vectored Int 1 source Vectored Int 1 ISR address
Vectored Int 15 source
Vectored Int 15 ISR address

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

#### **Vectored Interrupt** Programming



#### Young Won Lim 4/21/23

Lowest priority VIC1 Int line 0 VICO Int line 0 VIC<mark>0</mark> Int line 1 VIC1 Int line 1 VIC1 Int line 15 VICO Int line 15

#### Highest priority

### STR91x

# FIQ interrupt management in STR91x

- for FIQ there are <u>no</u> priority levels.
- when an enabled FIQ interrupt occurs, the VIC <u>signals</u> it *directly* to the ARM core by asserting the FIQ interrupt line.
- then the ARM core switches to FIQ mode, and goes to address 0x1C where the FIQ interrupt handler resides

Interrupt	Configured Priority
VIC0 FIQ / VIC1 FIQ	NA
VIC0 IRQ	0
VIC0 IRQ	1
VIC0 IRQ	15
VIC1 IRQ	0
VIC1 IRQ	1
VIC1 IRQ	15

no priority levels directly assert FIQ interrupt line

FIQ mode

FIQ interrupt handler at 0x1C

Highest priority

Lowest priority

# FIQ interrupt management in STR91x

- normally in order to minimize FIQ interrupt latency only one interrupt should be configured as FIQ.
- But it is possible to configure <u>several interrupts</u> as FIQ, and in this case the application software must <u>read</u> the FIQ status registers of both VIC0 and VIC1 in order to <u>determine</u> the FIQ interrupt <u>source</u>
- when the interrupt flag is <u>cleared</u> in the peripheral(s) that generated the interrupt, the VIC then will <u>stop</u> <u>asserting</u> the FIQ interrupt to CPU and the flag will be <u>cleared</u> in the VIC FIQ status register

one interrupt source

multiple interrupt sources

read the FIQ status reg

determine the FIQ source

interrupt flag in the peripherals interrupt flag in the VIC status reg



#### IRQ interrupt management in STR91x

- 1. Vectored IRQ handling
- 2. Simple (Non vectored) IRQ handling

Vectored handling ensures the best interrupt latency

the <u>hardware</u> priority management of the VIC - small latency

the <u>software</u> priority management of the VIC

- simple handling

https://embetronicx.com/tutorials/microcontrollers/stm32/vectored-interrupt-controller-nested-vectored-interrupt-controller-vic-nvic/

STR91x

#### IRQ interrupt management in STR91x

Although a <u>software</u> priority management *increases* the interrupt latency, it can be useful in special cases where a VIC1 interrupt has to be configured with a higher priority level than a VIC0 interrupt,

 this is <u>not possible</u> when using the hardware priority management due to the hardwired priority between VIC0 and VIC1

Interrupt	Configured Priority	
VIC0 FIQ / VIC1 FIQ	NA	
VIC0 IRQ	0	
VIC0 IRQ	1	
VIC0 IRQ	15	
VIC1 IRQ	0	
VIC1 IRQ	1	
VIC1 IRQ	15	



# Vectored handling of IRQ in STR91x (1)

When an IRQ interrupt from VIC0 or from VIC1 occurs,

- If the interrupt has a <u>lower priority</u> than the <u>current interrupt</u> being processed, then it remains pending in the VIC <u>until</u> it becomes the <u>higher priority</u> interrupt.
- If the interrupt has the <u>highest priority</u> level then the VIC0 Vector Address register VIC0\_VAR will be <u>loaded</u> with the ISR address and an IRQ interrupt will be <u>signalled</u> to CPU.

Note: The VIC0\_VAR will be <u>loaded</u> with the ISR address of the interrupt <u>independently</u> from the the interrupt source either from VIC0 or from VIC1.





# Vectored handling of IRQ in STR91x (2)

- In the IRQ interrupt handler, the software should read the VICO\_VAR (vector address register) to determine the ISR address and jump to it.
- If the interrupt originates <u>from VICO</u>, then reading the VICO\_VAR in step 1 will <u>update</u> the priority logic of VICO: so interrupts with the <u>same</u> or <u>lower</u> priority levels will be <u>masked</u> by the VIC.

But if an interrupt originates <u>from VIC1</u> then you must also read the VIC1\_VAR in order to <u>update</u> the <u>priority logic</u> in VIC1.





### Vectored handling of IRQ in STR91x (3)

3. After handling the interrupt including the clearing of the interrupt flags, you must write any value in the VICO\_VAR if the interrupt originates from VICO, or in the VIC1\_VAR if the interrupt is from VIC1, in order to indicate to the VIC that interrupt processing has finished, so it can update the priority logic: then a same or lower level interrupt will be able to interrupt the CPU

https://embetronicx.com/tutorials/microcontrollers/stm32/vectored-interrupt-controller-nested-vectored-interrupt-controller-vic-nvic/

STR91x

#### Non-vectored handling of IRQ in STR91x (1)

STR91x

Non-vector handling method of IRQ interrupts does <u>not</u> use the VIC hardware priority management,

so this means you <u>do not have</u> to <u>read</u> or <u>write</u> the VIC0\_VAR or VIC1\_VAR registers to <u>update</u> the hardware priority logic.

This method can be used when there is a need to give <u>higher priority</u> to a VIC1 interrupt over a VIC0 interrupt.



#### Non-vectored handling of IRQ in STR91x (2)

The flow for simple (non vectored) IRQ handling is the following:

- 1. An IRQ interrupt occurs.
- 2. <u>Branch</u> to the interrupt handler.
- <u>Read</u> the VICs IRQ Status registers to determine the source that generated the interrupt, and prioritize the interrupts if there are <u>multiple</u> active interrupt sources.
- 4. <u>Branch</u> to the corresponding ISR.
- 5. <u>Execute</u> the ISR.
- 6. <u>Clear</u> the interrupt. If a software interrupt generated the request, you must <u>write</u> to the VICx\_SWINTCR register.
- Check the IRQ Status registers of both VICs to ensure that no other interrupt is active. If there is an <u>active request</u>, go to Step 4.
- 8. <u>Return</u> from the interrupt.

#### **Vectored Interrupt Controller**

the sequence for the vectored interrupt flow:

 VICVectAddr Register read to branch to the ISR (interrupt service routine), which is <u>currently active</u>. write to clear the respective interrupt

• VICSoftIntClear Register to clear the software interrupt request triggered by VICSoftInt

https://embetronicx.com/tutorials/microcontrollers/stm32/vectored-interrupt-controller-nested-vectored-interrupt-controller-vic-nvic/



lpc214x

lpc214x

the sequence for the vectored interrupt flow:

- When an interrupt occurs, The ARM processor <u>branches</u> to either the **IRQ** or **FIQ interrupt vector**.
- If the interrupt is an **IRQ**, read the **VICVectAddr** Register and branch to the ISR (interrupt service routine).
- Stack the workspace so that you can re-enable IRQ interrupts.
- Enable the IRQ interrupts so that a higher priority can be serviced.
- Execute the Interrupt Service Routine (ISR).
- Clear the requesting interrupt in the peripheral, or write to the VICSoftIntClear Register if the request was generated by a software interrupt.
- Disable the interrupts and restore the workspace.
- Write to the VICVectAddr Register. This clears the respective interrupt in the internal interrupt priority hardware.
- Return from the interrupt. This re-enables the interrupts.

#### Interrupt Vector Table with Priority

#### Interrupt Source

VicVecCntl0	IRQ source 0
VicVecCntl1	IRQ source 1
VicVecCntl2	IRQ source 2
VicVecCntl3	IRQ source 3
VicVecCntl4	IRQ source 4
VicVecCntl5	IRQ source 5
VicVecCntl6	IRQ source 6
VicVecCntl7	IRQ source 7
VicVecCntl8	IRQ source 8
VicVecCntl9	IRQ source 9
VicVecCntl10	IRQ source 10
VicVecCntl11	IRQ source 11
VicVecCntl12	IRQ source 12
VicVecCntl13	IRQ source 13
VicVecCntl14	IRQ source 14
VicVecCntl15	IRQ source 15

#### Service Routine

VicVecAddr0	ISR 0 address
VicVecAddr1	ISR 1 address
VicVecAddr2	ISR 2 address
VicVecAddr3	ISR 3 address
VicVecAddr4	ISR 4 address
VicVecAddr5	ISR 5 address
VicVecAddr6	ISR 6 address
VicVecAddr7	ISR 7 address
VicVecAddr8	ISR 8 address
VicVecAddr9	ISR 9 address
VicVecAddr10	ISR 10 address
VicVecAddr11	ISR 11 address
VicVecAddr12	ISR 12 address
VicVecAddr13	ISR 13 address
VicVecAddr14	ISR 14 address
VicVecAddr15	ISR 15 address

Highest priority

Lowest priority

#### Vectored meaning (2)

lpc214x

the '*magnitude*' : the interrupt source ID the '<u>source</u>' of the currently pending IRQ

the '*direction*' : the <u>corresponding</u> ISR vectored IRQ '*points to*' its own <u>unique</u> ISR

**Non-Vectored** IRQs does <u>not</u> point to a <u>unique</u> ISR instead, **default / common** ISR

In LPC214x, **VICDefVectAddr** register is used The user must assign the address of the default ISR VicVecCntl0~15

VicVecAddr0~15

#### Vectored meaning (3)

VIC (in ARM CPUs & MCUs), as per its design, can take 32 interrupt request <u>inputs</u> but only 16 requests can be assigned to Vectored IRQ interrupts in its LCP2148 ARM7 Implementation.

We are given a set of <u>16</u> vectored IRQ **slots** to which we can assign any of the 22 **requests** that are available in LPC2148.

The slot numbering goes from 0 to 15 with slot no. 0 having highest priority and slot no. 15 having lowest priority.

VicVecCntl0~15

VicVecAddr0~15

#### Vectored meaning (5)

Bit 0 : WDT	Bit11
Bit 1 : N/A	Bit12
Bit 2 : ARMC0	Bit13
Bit 3 : ARMC1	Bit14
Bit 4 : TIMR0	Bit15
Bit 5 : TIMR1	Bit16
Bit 6 : UART0	Bit17
Bit 7 : UART1	Bit18
Bit 8 : PWM	Bit19
Bit 9 : I2C0	Bit20
Bit10 : I2C0	Bit21
	Bit22

Bit11 : SPI1/SSP
Bit12 : PLL
Bit13 : RTC
Bit14 : EINT0
Bit15 : EINT1
Bit16 : EINT2
Bit17 : EINT3
Bit18 : AD0
Bit19 : I2C1
Bit20 : BOD
Bit21 : AD1
Bit22 : USB

Interrupt Source Encoding

22 requests

#### Vectored meaning (4)

lpc214x

For example if you working with 2 interrupt sources UART0 and TIMER0.

Now if you want to give TIMER0 a higher priority than UART0 then assign TIMER0 interrupt a lower number slot than UART0.

eg. TIMER0 to slot 0 and UART0 to slot 1 or TIMER0 to slot 4 and UART to slot 9 and so on.

The number of the slot doesn't matter as long TIMER0 slot is lower than UART0 slot.

#### Defining the ISR for Timers



http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

Vectored Interrupt Programming

lpc214x

VIC has plenty of registers.

Most of the registers that are used to <u>configure</u> interrupts or <u>read</u> status

each bit corresponds to a particular interrupt source and this correspondence is same for <u>all</u> of these <u>registers</u>.

#### For example

bit 0 in these registers corresponds to Watch dog timer interrupt, bit 4 corresponds to TIMER0 interrupt , bit 6 corresponds to UART0 interrupt .. and so on.

#### Vectored meaning (5)

- 1) VICIntSelect (R/W) : used to select an interrupt as IRQ or as FIQ
- 2) **VICIntEnable** (R/W): used to enable interrupts
- 3) VICIntEnCIr (R/W) : used to disable interrupts
- 4) **VICIRQStatus** (R) : used for reading the current status of the enabled IRQ interrupts.
- 5) **VICFIQStatus** (R) : used for reading the current status of the enabled FIQ interrupts
- 6) **VICSoftInt** : used to generate interrupts using software i.e the program itself
- 7) **VICSoftIntClear** : used to clear the interrupt request that was triggered(forced) using VICSoftInt.
- 8) VICVectCntl0 ~15 : used to assign a particular interrupt source to a particular slot.
- 9) VICVectAddr0 ~15 : store the address of the function that must be called when an interrupt occurs
- 10) **VICVectAddr** : holds the address of the associated ISR i.e the one which is <u>currently active</u>.
- 11) VICDefVectAddr : stores the address of the "default/common" ISR for a Non-Vectored IRQ occurs

#### **VICVectCntl Registers**

#### 23 22 21 20 19 18 17 16 15 14 13 12 11 9 8 6 5 3 1 31 30 29 28 27 26 25 24 10 7 4 2 0

E Int source

VICVectCntl0 ~ 15 : used to <u>assign</u> a particular interrupt source to a <u>particular slot</u>.

VICVectCntl0 - the highest priority VICVectCntl15 - the lowest priority

Bit4 ~ Bit0 contain the number of the interrupt request which is assigned to this slot.

Bit5 is used to <u>enable</u> the vectored IRQ slot by writing a 1

WDT	: 0	SPI1/SSP	: 11
N/A	:1	PLL	: 12
ARMC0	: 2	RTC	: 13
ARMC1	: 3	EINT0	:14
TIMR0	: 4	EINT1	: 15
TIMR1	: 5	EINT2	:16
UART0	: 6	EINT3	: 17
UART1	: 7	AD0	: 18
PWM	: 8	I2C1	: 19
I2C0	: 9	BOD	: 20
I2C0	: 10	AD1	: 21
		USB	: 22
# Defining the ISR for Timers

#### defining the ISR

explicitly tell the compiler that the function is not a normal function but an ISR

a special keyword called "\_\_\_irq" : a function qualifier.

use this keyword with the function definition

```
an example of defining an ISR in Keil :
```

```
__irq void myISR (void)
{
....
}
// or equivalently
void myISR (void) __irq
{
....
}
```

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

# Setup the interrupt for Timers

for ARM based microcontrollers like lpc2148.
in order to assign TIMER0 IRQ and ISR to slot X.
Assign TIMER0 Interrupt to Slot number 0
// Enable TIMER0 IRQ // 5th bit must 1 to enable the slot // Vectored-IRQ for TIMER0 has been configured
VICIntEnable  = (1<<4) ; VICVectCntl0 = (1<<5)   4 ; VICVectAddr0 = (unsigned) myISR;

Bit 0	: WDT
Bit 1	: N/A
Bit 2	: ARMC0
Bit 3	: ARMC1
Bit 4	: TIMR0
Bit 5	: TIMR1
Bit 6	: UART0
Bit 7	: UART1
Bit 8	: PWM
Bit 9	: I2C0
Bit10	: I2C0

2) VICIntEnable (R/W): used to enable interrupts

8) VICVectCntl0 ~15 : used to <u>assign</u> a particular interrupt source to a <u>particular slot</u>.

9) VICVectAddr0 ~15 : store the address of the function that must be called when an interrupt occurs

#### T0IR, U0IIR

lpc214x

IR (Interrupt Register) The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending

#### **TOIR (TIMER0 Interrupt Register)**

4 bits for the *timer* match interrupts4 bits for the *timer* capture interrupts

The high bit in the IR signifies that an interrupt is generated

Writing a logic one to the corresponding IR bit will reset the interrupt. Writing a zero has no effect. **UOIIR (UARTO Interrupt Identification Register)** The UOIIR provides a status code that denotes the priority and source of a pending interrupt.

The interrupts are frozen during an UOIIR access.

If an interrupt occurs during an UOIIR access, the interrupt is recorded for the next UOIIR access

https://www.keil.com/dd/docs/datashts/philips/user\_manual\_lpc214x.pdf

# **TOIR** (TO Timer Interrupt Register)

The **IR** can be <u>read</u> to identify which of 8 possible interrupt sources are pending.

The **IR** can be <u>written</u> to <u>clear</u> interrupts.

TIMER/ COUNTER0	T0IR
TIMER/ COUNTER1	T1IR

Bit 0 : MR0 Interrupt	flag for match channel 0
Bit 1 : MR1 Interrupt	flag for match channel 1
Bit 2 : MR2 Interrupt	flag for match channel 2
Bit 3 : MR3 Interrupt	flag for match channel 3
Bit 4 : CR0 Interrupt	flag for capture channel 0 event
Bit 5 : CR1 Interrupt	flag for capture channel 1 event
Bit 6 : CR2 Interrupt	flag for capture channel 2 event
Bit 7 : CR3 Interrupt	flag for capture channel 3 event

A high bit signifies the interrupt is generated

The Interrupt Register consists of four bits for the match interrupts and four bits for the capture interrupts.

If an interrupt is <u>generated</u> then the corresponding <u>bit</u> in the **IR** will be <u>high</u>. Otherwise, the bit will be low.

<u>Writing</u> a logic <u>one</u> to the corresponding IR bit will <u>reset</u> the <u>interrupt</u>. <u>Writing</u> a <u>zero</u> has no effect

https://www.keil.com/dd/docs/datashts/philips/user\_manual\_lpc214x.pdf

```
#define MR0I FLAG (1<<0)
                                    // 0x0000001
#define MR1I FLAG (1<<1)
                                    // 0x0000002
#define MR2I FLAG (1<<2)
                                    // 0x00000004
       ***
       regVal = TOIR;
       if( TOIR & MROI FLAG )
                                    {
              * * * MR0 match * * *
       } else if ( TOIR & MR1I_FLAG ) {
              * * * MR1 match * * *
       } else if ( TOIR & MR2I_FLAG ) {
              * * * MR2 match * * *
       }
       TOIR = regval;
       ***
```

# **U0IIR** (UARTO Interrupt Identification Register)

Note than UART0's Interrupt Register (**U0IIR**) is a lot different than TIMER0's (**T0IR**).

The first Bit UARTO[0] in UOIIR indicates whether any interrupt is <u>pending</u> or not and its Active LOW!

The next 3 bits UARTO[3:1] give the <u>Identification</u> for any of the 4 Interrupts if enabled.

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

# **U0IIR** (UART0 Interrupt Identification Register)

lpc214x

#### Bit0 Interrupt Pending

the UOIIR[0] is active low the pending interrupt can be determined by evaluating UOIIR[3:1]

#### Bit3:1 Interrupt Identification

U0IIR[3:1] identifies an interrupt corresponding to the UARTO Rx FIFO All other combinations of U0IIR[3:1] not list are reserved (000, 100, 101, 111)

- 011 1 RLS (Receive Line Status)
- 010 2a RDA (Receive Data Available)
- 110 2b CTI (Character Time-Out Indicator
- 001 3 THRE (Transmitter Holding Register Empty)



https://www.keil.com/dd/docs/datashts/philips/user\_manual\_lpc214x.pdf

# GPIO Register (1) legacy GPIO

**IOPIN** GPIO Port Pin value register. the current state of the GPIO configured port pins can always be <u>read</u> from this register, regardless of pin direction

**IODIR** GPIO Port Direction control register. This register individually <u>controls</u> the <u>direction</u> of each port pin.

**IOSET** GPIO Port Output Set register. This register <u>controls</u> the state of <u>output pins</u> in conjunction with the **IOCLR** register. <u>Writing ones</u> produces <u>highs</u> at the corresponding port pins. <u>Writing zeroes</u> has <u>no effect</u>.

IOCLR GPIO Port Output Clear register. This register <u>controls</u> the state of <u>output pins</u>. Writing <u>ones</u> produces <u>lows</u> at the corresponding port pins and <u>clears</u> the corresponding bits in the **IOSET** register. Writing <u>zeroes</u> has no effect.

the legacy GPIO referred as "<u>the slow</u>" GPIO the enhanced GPIO referred as "<u>the fast</u>" GPIO.

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

#### GPIO Register (2) IODIR

lpc214x



http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

Vectored Interrupt Programming

80

# GPIO Register (3) enhanced GPIO

**FIODIR** <u>Fast</u> GPIO Port Direction control register. This register individually controls the direction of each port pin.

FIOMASK <u>Fast</u> Mask register for port. Writes, sets, clears, and reads to port alter or return only the bits enabled by zeros in this register. (done via writes to FIOPIN, FIOSET, and FIOCLR, and reads of FIOPIN)

FIOPIN Fast Port Pin value register using FIOMASK. The current state of digital port pins can be read from this register, regardless of pin direction or alternate function selection (as long as pins is not configured as an input to ADC). The value read is masked by ANDing with FIOMASK. Writing to this register places corresponding values in all bits enabled by ones in FIOMASK. FIOSET Fast Port Output Set register using FIOMASK. This register controls the state of output pins. Writing 1s produces highs at the corresponding port pins. Writing 0s has no effect. Reading this register returns the current contents of the port output register. Only bits enabled by ones in FIOMASK can be altered

**FIOCLR** <u>Fast</u> Port Output Clear register using **FIOMASK**. This register controls the state of output pins. Writing 1s produces lows at the corresponding port pins. Writing 0s has no effect. Only bits enabled by ones in **FIOMASK** can be altered.

# **GPIO** Register (4) examples

IO0DIR = 0xFFFFFFF; // Configure all pins on Port 0 as Output IO0PIN = 0x0;

IO0PIN = ~IO0PIN; // Toggle all pins in Port 0

IO0PIN ^= (1<<0);	// xor 2^0	Toggle GPIOO PINO PO.0
IOOPIN ^= (1<<1);	// xor 2^1	Toggle GPIO0 PIN1 P0.1
IOOPIN ^= (1<<2);	// xor 2^2	Toggle GPIOO PIN2 PO.2

<b>IOOPIN</b> ^= (1<<2);	// Toggle 3rd Pin (PIN2) in GPIO0 P0.2	2
<b>IO0PIN</b> ^= (1<<3);	// Toggle 4th Pin (PIN3) in GPIO0 P0.3	3

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

#### VICVectAddr

This must not be confused with the set of 16 VICVecAddr0 ~15 registers.

When an interrupt is Triggered this register holds the address of the associated ISR i.e the one which is currently active.

Writing a value i.e dummy write to this register indicates to the VIC that current Interrupt has finished execution.

In this tutorial the only place we'll use this register .. is at the end of the ISR to signal end of ISR execution.



#### Case 1 & 2 overview

consider two simple cases for coding an ISR

Use TIMER0 for generating IRQs

#### Case #1)

only one 'internal' source of interrupt in **TIMER0** i.e an MR0 match event which raises an IRQ.

#### Case #2)

<u>multiple</u> 'internal' source of interrupt in **TIMER0** i.e. say a match event for MR0 , MR1 & MR2 which raise an IRQ. **TOIR** for TIMER0 TO's Interrupt Register

regVal = **T0IR**; \* \* \* MR0 \* \* \* **T0IR** = regval;

```
regVal = TOIR;
if( TOIR & MROI_FLAG ) {
    *** MR0 match ***
} else if ( TOIR & MR1I_FLAG ) {
    *** MR1 match ***
} else if ( TOIR & MR2I_FLAG ) {
    *** MR2 match ***
}
TOIR = regval;
```

# Only one interrupt source

Since <u>only one</u> source is triggering an <u>interrupt</u> we don't need to <u>identify</u> it

- though its a good practice to explicitly identify it.



### Case 2: Multiple interrupt sources

Even in case #2 things are simple unless we need to identify the 'actual' source of interrupt.



http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

if( TOIR & MROI\_FLAG ) {
 //do something for MR0 match
} else if ( TOIR & MR1I\_FLAG ) {
 //do something for MR1 match
} else if ( TOIR & MR2I\_FLAG ) {
 //do something for MR2 match
}

lpc214x

Case #2 actually provides a general method of using Timers as PWM generators!

You can use any one of the match registers as PWM Cycle generator and then use other 3 match registers to generate 3 PWM signals!

Since LPC214x already has PWM generator blocks on chip I don't see any use of Timers being used as PWM generators.

But for MCUs which <u>don't</u> have PWM generator blocks this is very useful.

#### Case 3 & 4 overview

lpc214x

Both of them deal with IRQs from <u>different blocks</u> : TIMER0 and UART0.

#### Case #3)

<u>Multiple Vectored IRQs</u> from <u>different</u> devices. Hence Priority comes into picture here.

myTimer0\_ISR() myUart0\_ISR

#### Case #4)

<u>Multiple Non-Vectored IRQs</u> from <u>different</u> devices.

myDefault\_ISR

**TOIR** for TIMER0 T0's Interrupt Register

**U0IIR** for UART0 U0's Interrupt ID Register

# Multiple Vectored IRQ from different devices

Case #3

TIMER0 and UART0 generating interrupts with TIMER0 having higher priority.

2 different Vectored ISRs – one for TIMER0 and one for UART0. myTimer0\_ISR() myUart0\_ISR

assume only 1 internal source inside both TIMER0 and UART0

irq void myTimer0\_ISR(void) { long int regVal; regVal = TOIR;// read the current value TOIR = regval; // write back to clear // the interrupt flag VICVectAddr = 0x0; } irq void myUart0\_ISR(void) { long int regVal; regVal = UOIIR; // read the current value //Something inside UART0 has raised an IRQ VICVectAddr = 0x0;}

# Multiple Non-Vectored IRQ from different devices

{

#### Case #4

TIMER0 and UART0 generating interrupts

But here both of them are Non-Vectored and hence will be serviced by a <u>common Non-Vectored ISR</u>.

Hence, here we will need to check the <u>actual source</u> i.e device which triggered the interrupt and proceed accordingly.

This is quite similar to Case #2.

T0's Interrupt Register U0's(Uart 0) Interrupt Identification Register

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

```
irq void myDefault_ISR(void)
   long int TORegVal, UORegVal;
   TORegVal = TOIR;
                         // read the current value
   U0RegVal = U0IIR: // read the current value
   if(T0RegVal)
   {
         //do something for TIMER0 Interrupt
         T0IR = T0RegVal:
                               // write back to clear
                               // the interrupt flag
   }
                               // active low
   if(!(U0RegVal & 0x1))
   {
         // do something for UART0 Interrupt
         // No need to write back to UOIIR
        // since reading it clears it
   }
   VICVectAddr = 0x0: // The ISR has finished!
```



}

Well, you can think FIQ as a promoted version of a Vectored IRQ.

To promote or covert a Vectored IRQ to FIQ just make the bit for corresponding IRQ in VICIntSelect register to 1 and it will be become an FIQ.

Also Note that its recommended that you only have one FIQ in your system.

FIQs have low latency than VIRQs and usually used in System Critical Interrupt Handling.

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

/**************************************	**/
/* This file is part of the uVision/ARM development tools	*/
/* Copyright KEIL ELEKTRONIK GmbH 2002-2005	*/
/**************************************	:*/
/*	*/
/* LPC214X.H: Header file for Philips LPC2141/42/44/46/48	*/
/*	*/
/**************************************	·*/

/\* Vectored Interrupt Controller (VIC) \*/

#define VICIRQStatus	(*((volatile unsigned long *) 0xFFFFF000))
#define VICFIQStatus	(*((volatile unsigned long *) 0xFFFFF004))
#define VICRawIntr	(*((volatile unsigned long *) 0xFFFFF008))
#define VICIntSelect	(*((volatile unsigned long *) 0xFFFFF00C))
#define VICIntEnable	(*((volatile unsigned long *) 0xFFFFF010))
#define VICIntEnClr	(*((volatile unsigned long *) 0xFFFFF014))
#define VICSoftInt	(*((volatile unsigned long *) 0xFFFFF018))
#define VICSoftIntClr	(*((volatile unsigned long *) 0xFFFFF01C))
#define VICProtection	(*((volatile unsigned long *) 0xFFFFF020))
#define VICVectAddr	(*((volatile unsigned long *) 0xFFFFF030))
#define VICDefVectAddr	(*((volatile unsigned long *) 0xFFFFF034))

https://www.keil.com/dd/docs/arm/philips/lpc214x.h

# Code snippets of lpc214x.h for Keil tools (2)

#define VICVectAddr0	(*((volatile unsigned long *) 0xFFFFF100))
#define VICVectAddr1	(*((volatile unsigned long *) 0xFFFFF104))
#define VICVectAddr15	(*((volatile unsigned long *) 0xFFFFF13C))
#define VICVectCntl0	(*((volatile unsigned long *) 0xFFFFF200))
#define VICVectCntl1	(*((volatile unsigned long *) 0xFFFFF204))
#define VICVectCntl15	(*((volatile unsigned long *) 0xFFFFF23C))

https://www.keil.com/dd/docs/arm/philips/lpc214x.h

# Code snippets of lpc214x.h for Keil tools (3)

#### /\* Timer 0 \*/ #define TOIR #define TOTCR #define TOTC #define TOPR #define TOPC #define TOMCR #define TOMR0 #define T0MR1 #define TOMR2 #define TOMR3 #define TOCCR #define TOCR0 #define TOCR1 #define T0CR2 #define TOCR3 #define TOEMR #define TOCTCR

(\*((volatile unsigned long \*) 0xE0004000)) (\*((volatile unsigned long \*) 0xE0004004)) (\*((volatile unsigned long \*) 0xE0004008)) (\*((volatile unsigned long \*) 0xE000400C)) (\*((volatile unsigned long \*) 0xE0004010)) (\*((volatile unsigned long \*) 0xE0004014)) (\*((volatile unsigned long \*) 0xE0004018)) (\*((volatile unsigned long \*) 0xE000401C)) (\*((volatile unsigned long \*) 0xE0004020)) (\*((volatile unsigned long \*) 0xE0004024)) (\*((volatile unsigned long \*) 0xE0004028)) (\*((volatile unsigned long \*) 0xE000402C)) (\*((volatile unsigned long \*) 0xE0004030)) (\*((volatile unsigned long \*) 0xE0004034)) (\*((volatile unsigned long \*) 0xE0004038)) (\*((volatile unsigned long \*) 0xE000403C)) (\*((volatile unsigned long \*) 0xE0004070))

- // Interrupt Register (IR) // Timer Control Register (TCR) // Timer Counter (TC) // Prescale Register (PR) // Prescale Counter Register (PC) // Match Control Register (MCR) // Match Register 0 (MR0) // Match Register 1 (MR1) // Match Register 2 (MR2) // Match Register 3 (MR3) // Capture Control Register (CCR) // Capture Register 1 (CR1) // Capture Register 2 (CR2) // Capture Register 3 (CR3) // Capture Register 4 (CR4) // External Match Register (EMR)
  - // Counter Control Register (CTCR)

https://www.keil.com/dd/docs/arm/philips/lpc214x.h

/\* Universal Asynchronous Receiver Transmitter 0 (UART0) \*/ #define UORBR (\*((volatile unsigned char \*) 0xE000C000)) (\*((volatile unsigned char \*) 0xE000C000)) #define U0THR (\*((volatile unsigned long \*) 0xE000C004)) #define UOIER #define U0IIR (\*((volatile unsigned long \*) 0xE000C008)) #define U0FCR (\*((volatile unsigned char \*) 0xE000C008)) #define UOLCR (\*((volatile unsigned char \*) 0xE000C00C)) (\*((volatile unsigned char \*) 0xE000C010)) #define U0MCR #define UOLSR (\*((volatile unsigned char \*) 0xE000C014)) #define U0MSR (\*((volatile unsigned char \*) 0xE000C018)) #define U0SCR (\*((volatile unsigned char \*) 0xE000C01C)) (\*((volatile unsigned char \*) 0xE000C000)) #define U0DLL (\*((volatile unsigned char \*) 0xE000C004)) #define U0DLM

- #define U0ACR (\*((volatile unsigned long \*) 0xE000C020)) #define U0FDR (\*((volatile unsigned long \*) 0xE000C028))
- #define U0TER (\*((volatile unsigned char \*) 0xE000C030))
- // Receiver Buffer Register (RBR)
  // Transmit Holding Register (THR)
  // Interrupt Enable Register (IER)
  // Interrupt Identification Register (IIR)
  // FIFO Control Register (FCR)
  // Line Control Register (LCR)
  // Modem Control Register (U1MCR)
  // Line Status Register (LSR)
  // Modem Status Register (U1MSR)
  // Scratch Pad Register (SCR)
  // Divisor Latch LSB Register (DLL)
  // Divisor Latch MSB Register (DLM)
  // Auto-baud Control Register (FDR)
- // Transmit Enable Register (TER)

https://www.keil.com/dd/docs/arm/philips/lpc214x.h

# Code snippets of lpc214x.h for Keil tools (4)

#### /\* General Purpose Input/Output (GPIO) \*/

#define IOPIN0	(*((volatile unsigned long *) 0xE0028000))	
#define IOSET0	(*((volatile unsigned long *) 0xE0028004))	
#define IODIR0	(*((volatile unsigned long *) 0xE0028008))	
#define IOCLR0	(*((volatile unsigned long *) 0xE002800C))	
#define IOPIN1	(*((volatile unsigned long *) 0xE0028010))	
#define IOSET1	(*((volatile unsigned long *) 0xE0028014))	
#define IODIR1	(*((volatile unsigned long *) 0xE0028018))	
#define IOCLR1	(*((volatile unsigned long *) 0xE002801C))	
#define IO0PIN	(*((volatile unsigned long *) 0xE0028000))	// alias
#define IO0SET	(*((volatile unsigned long *) 0xE0028004))	// alias
#define IO0DIR	(*((volatile unsigned long *) 0xE0028008))	// alias
#define IO0CLR	(*((volatile unsigned long *) 0xE002800C))	// alias
#define IO1PIN	(*((volatile unsigned long *) 0xE0028010))	// alias
#define IO1SET	(*((volatile unsigned long *) 0xE0028014))	// alias
#define IO1DIR	(*((volatile unsigned long *) 0xE0028018))	// alias
#define IO1CLR	(*((volatile unsigned long *) 0xE002801C))	// alias
#define FIO0DIR	(*((volatile unsigned long *) 0x3FFFC000))	
#define FIO0MASK	(*((volatile unsigned long *) 0x3FFFC010))	
#define FIO0PIN	(*((volatile unsigned long *) 0x3FFFC014))	
#define FIO0SET	(*((volatile unsigned long *) 0x3FFFC018))	
#define FIO0CLR	(*((volatile unsigned long *) 0x3FFFC01C))	
#define FIO1DIR	(*((volatile unsigned long *) 0x3FFFC020))	
#define FIO1MASK	(*((volatile unsigned long *) 0x3FFFC030))	
#define FIO1PIN	(*((volatile unsigned long *) 0x3FFFC034))	
#define FIO1SET	(*((volatile unsigned long *) 0x3FFFC038))	
#define FIO1CLR	(*((volatile unsigned long *) 0x3FFFC03C))	

https://www.keil.com/dd/docs/arm/philips/lpc214x.h

## Case 1 Example code (1)

#### /\*

(C) Umang Gajera | Power\_user\_EX - www.ocfreaks.com 2011-13. More Embedded tutorials @ www.ocfreaks.com/cat/embedded

Soruce for Interrupt Tutorial Case #1. License : GPL. \*/

#include <lpc214x.h>

\_\_irq void T0ISR(void); void initClocks(void);

#define MR0I #define MR0R	(1<<0) (1<<1)	<ul><li>// Interrupt When TC matches MR0</li><li>// Reset TC when TC matches MR0</li></ul>
#define DELAY_MS #define PRESCALE	500 60000	// 0.5 Second(s) Delay // 60000 PCLK clock cycles to increment TC by 1
void initClocks(void); void initTimer0(void);		

### Case 1 Example code (2)

#### int main(void)

{

}

initClocks(); //Initialize CPU and Peripheral Clocks @ 60Mhz initTimer0(); //Initialize Timer0 IO0DIR = 0xFFFFFFF; //Configure all pins on Port 0 as Output IO0PIN = 0x0;

- T0TCR = 0x01; //Enable timer
- while(1); //Infinite Idle Loop
- //return 0; //normally this wont execute ever :P

## Case 1 Example code (3)



#### void initTimer0(void)

{

/\*Assuming that PLL0 has been setup with CCLK = 60Mhz and PCLK also = 60Mhz.\*/

//-----Configure Timer0----T0CTCR = 0x0;

T0PR = PRESCALE-1; //(Value in Decimal!) - Increment T0TC at every 60000 clock cycles //Count begins from zero hence subtracting 1 //60000 clock cycles @60Mhz = 1 mS

T0MR0 = DELAY\_MS-1; //(Value in Decimal!) Zero Indexed Count - hence subtracting 1

T0MCR = MR0I | MR0R; //Set bit0 & bit1 to High which is to : Interrupt & Reset TC on MR0

//----Setup Timer0 Interrupt----VICVectAddr4 = (unsigned )T0ISR; //Pointer Interrupt Function (ISR)

VICVectCntl4 = 0x20 | 4; //0x20 (i.e bit5 = 1) -> to enable Vectored IRQ slot //0x4 (bit[4:0]) -> this the source number - here its timer0 which has VIC channel mask # as 4 //You can get the VIC Channel number from Lpc214x manual R2 - pg 58 / sec 5.5

VICIntEnable = 0x10; //Enable timer0 int

T0TCR = 0x02; //Reset Timer

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

}

# Case 1 Example code (4)

#### lpc214x

#### \_\_irq void **T0ISR**(void) {

long int regVal; regVal = T0IR;	// Read current IR value
100PIN = ~100PIN;	// Toggle all pins in Port 0
T0 <mark>IR</mark> = regVal; VICVectAddr = 0x0;	<ul><li>// Write back to IR to clear Interrupt Flag</li><li>// This is to signal end of interrupt execution</li></ul>

#### void initClocks(void)

}

{
 // This function is used to config PPL0 and setup both
 // CPU and Peripheral clock @ 60Mhz
 // You can find its definition in the attached files or case #2 source
}

# Case 2 Example code (1)

#### /\*

(C) Umang Gajera | Power\_user\_EX - www.ocfreaks.com 2011-13. More Embedded tutorials @ www.ocfreaks.com/cat/embedded

```
LPC2148 Interrupt Example.
License : GPL.
*/
```

#include <lpc214x.h>

#define PLOCK	0x00000400	)
#define MR0I	(1<<0)	// Interrupt When TC matches MR0
#define MR1I	(1<<3)	// Interrupt When TC matches MR1
#define MR2I	(1<<6)	// Interrupt When TC matches MR2
#define MR2R	(1<<7)	// Reset TC when TC matches MR2
#define MR0I_FLAG	(1<<0)	// Interrupt Flag for MR0
#define MR1I_FLAG	(1<<1)	// Interrupt Flag for MR1
#define MR2I_FLAG	(1<<2)	// Interrupt Flag for MR2
#define MR0 DELAY MS	500	// 0.5 Second(s) Delay
#define MR1 DELAY MS	1000	// 1 Second Delay
#define MR2_DELAY_MS	1500	// 1.5 Second(s) Delay
#define PRESCALE	60000	// 60000 PCLK clock cycles to increment TC by 1

# Case 2 Example code (2)

void delayMS(unsigned int milliseconds); void initClocks(void); void initTimer0(void); \_\_irq void myTimer0\_ISR(void);

void setupPLL0(void); void feedSeq(void); void connectPLL0(void);

int main(void)

1			
í			
1	•		

}

initClocks(); initTimer0(); IO0DIR = 0xFFFFFFFF; IO0PIN = 0x0;	// Initialize CPU and Peripheral Clocks @ 60Mhz // Initialize Timer0 // Configure all pins on Port 0 as Output
T0 <mark>TCR</mark> = 0x01;	// Enable timer
while(1);	// Infinite Idle Loop
//return 0;	// normally this wont execute ever :P

#### Case 2 Example code (3)

#### lpc214x

#### void initTimer0(void)

{

}

/\*Assuming that PLL0 has been setup with CCLK = 60Mhz and PCLK also = 60Mhz.\*/

<pre>//Configure Timer0 T0CTCR = 0x0; T0PR = PRESCALE-1; T0MR0 = MR0_DELAY_MS-1; T0MR1 = MR1_DELAY_MS-1; T0MR2 = MR2_DELAY_MS-1;</pre>	// 60000 clock cycles @60Mhz = 1 mS // 0.5sec (Value in Decimal!) Zero Indexed Count - hence subtracting 1 // 1sec // 1.5secs
T0 <mark>MCR</mark> = MR0I   MR1I   MR2I   MR2R;	// Set the Match control register
<pre>//Setup Timer0 Interrupt VICVectAddr4 = (unsigned) myTimer0_ISR; VICVectCntl4 = 0x20   4;</pre>	// I've just randomly picked-up slot 4 // Pointer Interrupt Function (ISR)
VICIntEnable = $0x10$ ; T0TCR = $0x02$ ;	// Enable timer0 int // Reset Timer

# Case 2 Example code (4)



# \_\_irq void **myTimer0\_ISR**(void) {

long int regVal; regVal = T0IR;

// read the current value in T0's Interrupt Register

#### if( TOIR & MR0I\_FLAG ) {

//do something for MR0 match

#### IOOPIN ^= (1<<0);

// Toggle GPIO0 PIN0 .. P0.0

# } else if ( T0IR & MR1I\_FLAG ) {

//do something for MR1 match

IOOPIN ^= (1<<1);

// Toggle GPIO0 PIN1 .. P0.1

```
}
else if ( TOIR & MR2I_FLAG )
```

I/do something for MR0 match

{

```
IOOPIN ^= (1<<2);
```

// Toggle GPIO0 PIN2 .. P0.2

```
T0IR = regVal;
VICVectAddr = 0x0;
```

// write back to clear the interrupt flag// Acknowledge that ISR has finished execution

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

}

}

### Case 2 Example code (5)

#### void initClocks(void)

{

}

setupPLL0();feedSeq();// sequence for locking PLL to desired freq.connectPLL0();feedSeq();// sequence for connecting the PLL as system clock

// SysClock is now ticking @ 60Mhz!

VPBDIV = 0x01; // PCLK is same as CCLK i.e 60Mhz

// PLL0 Now configured!

# Case 2 Example code (6)

//-----PLL Related Functions :-----

// Using PLL settings as shown in : http://www.ocfreaks.com/lpc214x-pll-tutorial-for-cpu-and-peripheral-clock/

```
void setupPLL0(void)
{
      // Note : Assuming 12Mhz Xtal is connected to LPC2148.
      PLL0CON = 0x01;
      PLL0CFG = 0x24;
}
void feedSeq(void)
{
      PLL0FEED = 0xAA;
      PLL0FEED = 0x55;
}
void connectPLL0(void)
{
      while( !( PLL0STAT & PLOCK ));
      PLL0CON = 0x03;
}
```

## Case 3 Example code (1)

VICVectCntl1 = 0x20 | 6;

VICIntEnable |= (1<<6); //Enable Uart0 interrupt , 6th bit=1

#### \_\_irq void **myTimer0\_ISR**(void) {

}

{

}

	long int regVal; regVal = T0IR;	// read the current value in T0's Interrupt Registe		
	100PIN ^= (1<<2);	// Toggle 3rd Pin in GPIO0 P0.2		
	T0IR = regVal; VICVectAddr = 0x0;	<ul><li>// write back to clear the interrupt flag</li><li>// Acknowledge that ISR has finished execution</li></ul>		
irq void myUart0_ISR(void)				
	long int regVal; regVal = U0 <mark>IIR</mark> ;	// Reading U0IIR also clears it!		
	//Recieve Data Available regVal = U0RBR; IO0PIN ^= (1<<3);	lable Interrupt has occured // dummy read // Toggle 4th Pin in GPIO0 P0.3		
	VICVectAddr = 0x0;	// Acknowledge that ISR has finished execution		
## Case 4 Example code (1)

VICDefVectAddr = (unsigned) myDefault\_ISR; // Pointer to Default ISR

//-----Enable (Non-Vectored) TIMER0 Interrupt------VICIntEnable |= (1<<4); // Enable timer0 int , 4th bit=1

//-----Enable (Non-Vectored) UART0 Interrupt-----VICIntEnable |= (1<<6); // Enable Uart0 interrupt , 6th bit=1</pre>

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

## Case 4 Example code (2)

```
irq void myDefault_ISR(void)
{
      long int T0RegVal, U0RegVal;
      TORegVal = TOIR;
                                              // read the current value in T0's Interrupt Register
      U0RegVal = U0IIR;
      if(T0IR)
      {
                                             // Toggle 3rd Pin in GPIO0 .. P0.2
             IO0PIN ^= (1<<2);
             TOIR = TORegVal;
                                             // write back to clear the interrupt flag
      }
      if( !(U0RegVal & 0x1) )
      {
             //Recieve Data Available Interrupt has occured
             U0RegVal = U0<mark>RBR</mark>;
                                             // dummy read
             IOOPIN ^= (1<<3);
                                             // Toggle 4th Pin in GPIO0 .. P0.3
      }
      VICVectAddr = 0x0; // Acknowledge that ISR has finished execution
```

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/

}

http://www.ocfreaks.com/lpc2148-interrupt-tutorial/



## References

- [1] http://wiki.osdev.org/ARM\_RaspberryPi\_Tutorial\_C
- [2] http://blog.bobuhiro11.net/2014/01-13-baremetal.html
- [3] http://www.valvers.com/open-software/raspberry-pi/
- [4] https://www.cl.cam.ac.uk/projects/raspberrypi/tutorials/os/downloads.html