

# Memory Subsystem Background

---



Copyright (c) 2011 - 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to [youngwlim@hotmail.com](mailto:youngwlim@hotmail.com).

This document was produced by using OpenOffice and Octave.

# Memory Access Operations




# A Memory Write Example

2-bit address	4-bit data
00	0101
01	
10	1100
11	



2-bit address	4-bit data
00	0101
01	0111
10	1100
11	



2-bit address 01


**WR**

Address: 01

Data: 0111

# A Memory Read Example

2-bit address	4-bit data
00	0101
01	0111
10	1100
11	




**RD**

Address: 10

Data: 1100

# Address Bits and Data Bits



# Increasing Memory Locations


5-bit Address

00000	Address 00	→	
00001	Address 01	→	
00010	Address 02	→	
00011	Address 03	→	
00100	Address 04	→	
00101	Address 05	→	
00110	Address 06	→	
00111	Address 07	→	
01000	Address 08	→	
01001	Address 09	→	
01010	Address 10	→	
01011	Address 11	→	
01100	Address 12	→	
01101	Address 13	→	
01110	Address 14	→	
01111	Address 15	→	

5-bit Address



10000	Address 16	→	
10001	Address 17	→	
10010	Address 18	→	
10011	Address 19	→	
10100	Address 20	→	
10101	Address 21	→	
10110	Address 22	→	
10111	Address 23	→	
11000	Address 24	→	
11001	Address 25	→	
11010	Address 26	→	
11011	Address 27	→	
11100	Address 28	→	
11101	Address 29	→	
11110	Address 30	→	
11111	Address 31	→	

# Increasing Memory Width








# Block Diagram of a Memory Unit






# Memory Control Lines







# Address & Data Buses







# RD & WR Operations







# Memory Write Cycle



# Memory Read Cycle





# Memory Write Example




# Memory Read Example

2-bit addr	4-bit word
00	0101
01	
10	1100
11	







# Selecting a Word




# Selecting a Word




# A Memory Map


00




01



10



11



2-bit  
addr





Bit 3

Bit 2


Bit 1

Bit 0


# 4x4 Memory




# Diagram for a 4x4 Memory




# Write Cycle Example for a 4x4 Memory



# Bi-directional Data Bus




# From CPU to Memory






# From Memory to CPU




---

# Address Decoding


# DRAM - Coincidence Selection (1)




# DRAM - Coincidence Selection (2)




# DRAM - Coincidence Selection (3)




# DRAM - Coincidence Selection (4)



# DRAM - Coincidence Selection (5)



# 2 to 4 Decoder



2 x 4 decoder : 4 AND gates



10 x 1024 decoder : 1024 AND gates

4 x 16 decoder : 16 AND gates





# Coincidence Decoder

10  
k-bit  
address




404 → 01100 10110

n-bit word



# Time Sharing Address Bus



# DRAM – PreCharge


DDR RAM executes **commands** given by the chipset.  
(Activate, Read, Write, Precharge, etc)

To activate a bank with a row for reading or writing,  
the bank is to be **charged**.

This **amplifies** the signal from that row for a read

A memory bank is usually **precharged**  
without waiting for a read/write request and then charging.

**Precharging** one memory bank can usually be **overlapped**  
with **accessing** another memory bank.




# DRAM - 512Mb Example

MT46V128M4 – 32 Meg x 4 x 4 banks  
 MT46V64M8 – 16 Meg x 8 x 4 banks  
 MT46V32M16 – 8 Meg x 16 x 4 banks

$2^{25}$  x  $2^2$  x 4 banks  
 $2^{24}$  x  $2^3$  x 4 banks  
 $2^{23}$  x  $2^4$  x 4 banks

All 512 Mbits






# DIMM Example (1)

MT46V64M8 – 16 Meg x 8 x 4 banks

$2^{24}$  x  $2^3$  x 4 banks

All 512 Mbits

Row: 13 bits Col: 11 bits Bank: 2 bits Data: 8 bits



# DIMM Example (2)

MT46V64M8 – 16 Meg x 8 x 4 banks

$2^{24}$  x  $2^3$  x 4 banks

All 512 Mbits

Row: 13 bits Col: 11 bits Bank: 2 bits Data: 8 bits



$8 \times 8 = 64\text{bits} = 8 \text{ Bytes}$

8

$128\text{M} \times 8 \text{ Bytes} = 2^{27} \times 2^3 \text{ Bytes} = 1 \text{ GBytes}$

Error Check

---

# Access Cycles

# Memory Types

---

RAM (Random Access Memory)

SRAM (Static RAM) – **Fast**  
Synchronous SRAM  
Asynchronous SRAM


DRAM (Dynamic RAM) – **High Density**

ROM (Read Only Memory)




# Memory Types


## Synchronous SRAM




## Asynchronous SRAM




## DRAM




# Synchronous SRAM




# Synchronous SRAM Read Cycle




# Synchronous SRAM Write Cycle





# Synchronous SRAM Cycle




**Sync SRAM RD Cycle**



**Sync SRAM WR Cycle**




# Asynchronous SRAM




# Asynchronous SRAM Read Cycle

**$\overline{\text{OE}}$  Controlled**



# Asynchronous SRAM Read Cycle


## Address Transition Controlled






# Asynchronous SRAM Write Cycle

**$\overline{WE}$  Controlled**




# Asynchronous SRAM Write Cycle

**$\overline{\text{CS}}$  Controlled**




# Asynchronous SRAM Cycle


**$\overline{OE}$  Controlled**




**Async SRAM RD Cycle**




**$\overline{WE}$  Controlled**




**Async SRAM WR Cycle**




# DRAM



# DRAM Read Cycle



# DRAM Write Cycle



---

## References

- [1] <http://en.wikipedia.org/>
- [2] M. M. Mano, C. R. Kime, “Logic and Computer Design Fundamentals”, 4<sup>th</sup> ed.
- [3] J. Stephenson, Understanding Metastability in FPGAs. Altera Corporation white paper. July 2009.