Address Partitioning (1B)

Young Won Lim 6/2/16 Copyright (c) 2010-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice.

Young Won Lim 6/2/16

Partitioning address bits



There are total 2^x entries Each entry consists of 2^y sub-entries



Index: which entry among 2^x entries Offset: which sub-entry among 2^y sub-entries

Data Units

byte



word (= 4 bytes)

block (= 4 words assumed)

Word Partitioning



Index: which word among 2^(t+s+b) words Offset: which byte among 2^y bytes

Block Partitioning



Block Index Hashing



Cache Memory Address (1B)

7

Memory Map Figures

Figure Type 1



Increasing byte addresses





Increasing byte addresses

Endianness

Little Endian







Big Endian



Figure Type 2





https://en.wikipedia.org/wiki/Endianness

Cache Memory Address (1B)





Cache Me	emory
Address ((1B)

CAM (Content Addressable Memory)

CAM (Content Addressable Memory)

References

- [1] http://en.wikipedia.org/
- [2] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
- [3] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
- [4] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
- [5] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture
- [6] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization
- [7] https://en.wikiversity.org/wiki/Understanding_Embedded_Software
- [8] Digital Systems, Hill, Peterson, 1987