

SRAM (H.1)

20151217

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


Static RAM (SRAM)

- * Data stored as long as power is on
- * Large area (6 transistors / cell)
- * Fast access time
- * Differential

Dynamic RAM (DRAM)



- * Periodic refresh necessary
- * Small area (1~3 transistors / cell)
- * Slow access time
- * Single ended

Back-to-back inverters : Latch



restoring characteristic

bistable



6-Tr CMOS SRAM Bit Cell











Diagram for a 4x4 Memory



Selecting a Word



Read 0





✓ V drop slightly

○ \rightarrow sense amp


Write 0

Before writing





Write 1

Before Reading





Before Reading






Bit Lines has large Capacitance

READ



saturated load inverter


ratioed logic



Bit Line

✓ V drop slightly


○ → sense amp



to prevent malfunction

$R \uparrow \quad V_L \downarrow$

small size






discharging

Bit Line takes

long


→ small voltage drop.



Sense Amp



Multi stage Sense Amp = High Gain Curr Amp + Volt Amp


* differential Amp





controlled by
CSL

(Column Selection Line)




Sense amp is shared by multiple bit lines (e.g. 32)


Asynchronous SRAM

triggered asynchronously

READ




WRITE



triggered asynchronously

Asynchronous SRAM



Synchronous SRAM

