

CMOS Delay-4 (H.4) Inverter Chain

20160927

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


References

Some Figures from the following sites

[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site

[2] en.wikipedia.org

Inverter Delay




Normalized Delay

$$d = (p + g \cdot h) = (p + h) \\ = \frac{d_{abs}}{Z_{ref}}$$

Absolute Delay

$$d_{abs} = Z_{ref} (p + h)$$

Inverter Delay



$$g = 1$$

Absolute Delay

$$d_{abs} = \tau \cdot (p + h)$$

Normalized Delay

$$d = \frac{d_{abs}}{\tau} = (p + h)$$

τ reference time constant

h : Electrical Effort $\left(\frac{C_{out}}{C_{in}}\right)$ ← C_{out}

p : Parasitic Delay $\left(\frac{C_{p,ref}}{C_{ref}}\right)$ ← $C_{p,ref}$

parasitic delay τ_p

- delay due to internal parasitic capacitance

sC_p

- excluding external load cap


C_{out}

- count only diffusion capacitance of the output

- delay without output load

$$\tau_p = \frac{C_{p,ref}}{C_{ref}}$$

$C_{p,ref}$ ← $C_{dp} + C_{dn}$ drain parasitic cap
 C_{ref} → C_{in} of the ref inverter (Symmetric Inverter)



$$P = \left(\frac{C_{p,ref}}{C_{ref}} \right) = \left(\frac{\text{internal diffusion cap.}}{\text{gate cap of ref inv}} \right)$$


$$= \frac{Z_{par}}{Z_{ref}} = \left(\frac{R_{ref} \cdot C_{p,ref}}{R_{ref} \cdot C_{ref}} \right)$$

C_{in} of a reference inverter
(symmetric inverter)


$$p = \frac{Z_{par}}{Z_{ref}} = \left(\frac{R_{ref} \cdot C_{p,ref}}{R_{ref} \cdot C_{ref}} \right)$$

Gain of a reference inverter
(Symmetric inverter)

$$p = \frac{1}{3} \left(\sum \text{Output scaling factors} \right)$$




$$p = \frac{3}{3} = 1$$





$$p = \frac{6}{3} = 2$$


reference inverter



scaled inverters



$$p = \frac{3}{3} = 1$$



$$p = \frac{6}{3} = 2$$

For the ref inverter

$$d_{abs} = Z_{ref} (h+1)$$

$$d = \frac{d_{abs}}{Z_{ref}} = (h+1)$$


absolute delay



$$d_{abs} = k \cdot R_{ref} \cdot (C_{p,ref} + C_{out})$$

R · C


$$k = \ln(9) = 2.2$$


Symmetric Inverter





to get the same current, need bigger inverter





$$\tau_{par} = k R_{ref} C_{p,ref}$$

parasitic time const.

$$\tau = k R_{ref} C_{ref}$$


reference time const.

Scaling Factor $S > 1$

$$R = \frac{R_{ref}}{S}$$

$$C_p = S \cdot C_{p,ref}$$

$$C_{in} = S C_{ref}$$



$$d_{abs} = k R_{ref} \cdot (C_{p,ref} + C_{out})$$

$$\text{After scaling} \Rightarrow k \frac{R_{ref}}{S} (S \cdot C_{p,ref} + C_{out})$$

$$= k R_{ref} C_{p,ref} + k \frac{R_{ref}}{S} C_{out}$$

$$= k R_{ref} C_{p,ref} + k \frac{R_{ref}}{S} \left(\frac{C_{out}}{C_{ref}} \right) C_{ref}$$

$$C_{in} = C_{ref}$$

$$= k R_{ref} C_{p,ref} + k R_{ref} \left(\frac{C_{out}}{C_{in}} \right) C_{ref}$$

$$= k R_{ref} C_{ref} \left(\frac{C_{p,ref}}{C_{ref}} \right) + k R_{ref} C_{ref} \left(\frac{C_{out}}{C_{in}} \right)$$




$$\begin{aligned}
d_{abs} &= k R_{ref} C_{ref} \left(\frac{C_{p,ref}}{C_{ref}} \right) + k R_{ref} C_{ref} \left(\frac{C_{out}}{C_{in}} \right) \\
&= k R_{ref} C_{ref} \left[\frac{k R_{ref} C_{p,ref}}{k R_{ref} C_{ref}} + \left(\frac{C_{out}}{C_{in}} \right) \right] \\
&= \tau \left[\frac{\tau_{par}}{\tau} + \left(\frac{C_{out}}{C_{in}} \right) \right] \\
&= \tau \left[p + h \right] \\
&= \tau \cdot d
\end{aligned}$$

$$\tau_{par} = k R_{ref} C_{p,ref} \quad \text{parasitic time const.}$$

$$\tau = k R_{ref} C_{ref} \quad \text{reference time const.}$$


$$\tau_{par} = \tau \cdot p$$

$$d_{abs} = \tau \cdot d$$




$$\tau = k R_{ref} C_{ref}$$


reference time const.



$$\tau_{par} = k R_{ref} C_{p,ref}$$

parasitic time const.





τ : reference time const.

$$\tau = k R_{ref} C_{ref}$$

τ_{par} : parasitic time const.

$$\tau_{par} = k R_{ref} C_{p,ref}$$

Parasitic
Capacitance
internal

junction
capacitance


$$C_{dp} + C_{dm}$$


Electrical Effort

$$h = \frac{C_{out}}{C_{in}}$$

Parasitic Delay

$$p = \frac{z_{par}}{z} = \left(\frac{k R_{ref} C_{p,ref}}{k R_{ref} C_{ref}} \right) = \left(\frac{C_{p,ref}}{C_{ref}} \right)$$






$$p = \frac{z_{par}}{z} = \left(\frac{k R_{ref} C_{p,ref}}{k R_{ref} C_{ref}} \right) = \left(\frac{C_{p,ref}}{C_{ref}} \right)$$

fixed for an inverter

$$h = \frac{C_{out}}{C_{in}}$$



β : Device Transconductance Parameter

k : Process Transconductance Parameter

μ : Electron/Hole Mobility

$$\text{PMOS} \quad \beta_p = k'_p \left(\frac{W}{L}\right)_p \quad k'_p = \mu_p C_{ox} \quad C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$\text{nMOS} \quad \beta_n = k'_n \left(\frac{W}{L}\right)_n \quad k'_n = \mu_n C_{ox} \quad C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

Saturation Current

$$I_{d_p} = \frac{\beta_p}{2} (V_{GS_n} - |V_{TP}|)^2 \quad V_{TP} < 0$$

$$I_{d_n} = \frac{\beta_n}{2} (V_{GS_n} - V_{TN})^2 \quad V_{TN} > 0$$

$$\frac{\beta_n}{\beta_p} = \frac{k'_n \left(\frac{W}{L}\right)_n}{k'_p \left(\frac{W}{L}\right)_p}$$


$$\frac{k'_n}{k'_p} = 2 \sim 3$$

$$\frac{k'_n}{k'_p} = \frac{\mu_n}{\mu_p} = \gamma$$

$$\left(\frac{W}{L}\right)_p = r \left(\frac{W}{L}\right)_n$$

$$r = \frac{\mu_n}{\mu_p} = \frac{k'_n}{k'_p} > 1$$

$$R_n = R_p = R = \frac{1}{\beta(V_{DD} - V_T)}$$

$$\begin{cases} V_{out}(t) = V_{DD} (1 - e^{-t/\tau}) \\ V_{out}(t) = V_{DD} e^{-t/\tau} \end{cases}$$



$$\tau = RC_{out} = R(C_{par} + C_L)$$

Generic Switching Delay

$$t_s = t_0 + \alpha C_L \Rightarrow t_s = t_r = t_f$$

Generic Switching Delay


$$t_s = t_0 + \alpha C_L$$






t_0 : zero delay

α : slope

$$t \approx RC$$





reference case

$$C_{in} = C_L$$

Generic Switching Delay of ①

$$t_{s1} = t_0 + \alpha C_L$$





$$= t_0 + \alpha C_{in}$$

$$C_{in} = C_{gn} + C_{gp}$$
$$= C_{ox} (A_{gn} + A_{gp}) \quad A_i: \text{gate area}$$

the channel length L assumed

$$C_{in} = C_{ox} L (W_n + W_p)$$
$$= C_{ox} L (W_n + r W_p)$$
$$= C_{ox} L W_n (1 + r)$$
$$= C_{gn} (1 + r)$$

When $C_L \gg C_{in}$



to minimize t_s

$\alpha \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow$ bigger size

Speed v.s. Area tradeoff

$$t_s = t_0 + \alpha C_L \quad t \approx RC$$

$$\alpha \propto \frac{1}{\beta(V_{DD} - V_T)}$$

C_L

to minimize t_s

$$\alpha \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow \text{bigger size}$$

Speed v.s. Area tradeoff

Scaling Factor S

$$\beta' = S \beta$$

$$R' = \frac{R}{S}$$

$$\alpha' = \frac{\alpha}{S^2}$$

$$t_s = t_0 + \left(\frac{\alpha}{S} \right) \left(C_L \right)$$

Compensation Factor $\left(\frac{1}{S} \right)$

enables a NOT gate drive larger values of (C_L)

If $C_L = S C_{in}$ (increased by the scaling factor S)


then the switching time is the same

Scaling Factor S

$$\beta' = S \beta$$

$$R' = \frac{R}{S}$$

$$\alpha' = \frac{\alpha}{S^2}$$





$$W_n' = S W_n$$

$$C_{in}' = S C_{in}$$


Cause problem to the driver.

$$t_s = t_0 + \left(\frac{R}{S} \right) C_L$$

bigger inverter should drive increased C_{in}



Delay Minimization in an inverter cascade



$$\beta_1 < \beta_2 < \beta_3 < \dots < \beta_{N+1} < \beta_N$$

$$\beta_2 = S\beta_1$$


$$\beta_3 = S\beta_2 = S^2\beta_1$$

$$\beta_4 = S\beta_3 = S^3\beta_1$$

$$\beta_j = S\beta_{j-1} = S^{j-1}\beta_1$$

$$\beta_j = S^{j-1}\beta_1$$

$$C_j = S^{j-1}C_1$$
$$R_j = \frac{R_1}{S^{j-1}}$$



$$\tau_j = R_j C_{j+1}$$

N -stage inverter chain

$$\tau_d = \tau_1 + \tau_2 + \dots + \tau_N$$

$$= R_1 C_2 + R_2 C_3 + \dots + R_N C_L \quad (C_{N+1} = C_L)$$

$$= R_1 s C_1 + \frac{R_1}{s} s^2 C_1 + \frac{R_1}{s^2} s^3 C_1 + \dots + \frac{R_1}{s^{N-1}} s^N C_1$$

$$= s R_1 C_1 + s R_1 C_1 + s R_1 C_1 + \dots + s R_1 C_1$$

$$= N s R_1 C_1$$

$$= N s \tau_r$$

Equalize the signal delay through each stage

$$C_L = S^N C_1$$

$$\ln(S^N) = \ln\left(\frac{C_L}{C_1}\right) = N \ln(S)$$

$$N = \frac{\ln\left(\frac{C_L}{C_1}\right)}{\ln(S)}$$

$$Z_d = N S Z_r = Z_r \ln\left(\frac{C_L}{C_1}\right) \left(\frac{S}{\ln S}\right)$$

$$\frac{\partial Z_d}{\partial S} = \frac{\partial}{\partial S} \left[\frac{S}{\ln(S)} \right] = 0$$


$$\ln(S) = 1 \quad \left(\frac{\ln(S) - S \cdot \frac{1}{S}}{(\ln S)^2} = 0 \right)$$

$$S = e \Rightarrow \ln(S) = 1$$

$$N = \ln\left(\frac{C_L}{C_1}\right)$$

$$Z_d = e \ln\left(\frac{C_L}{C_1}\right) Z_r$$

* Example



Electrical
Effort

$$h_1 = \frac{C_2}{C_1}$$

$$h_2 = \frac{C_3}{C_2}$$

normalized

path delay $D = \sum$ individual delays

$$= d_1 + d_2$$

$$= (h_1 + p_1) + (h_2 + p_2)$$

$$= \left(\frac{C_2}{C_1} + p_1 \right) + \left(\frac{C_3}{C_2} + p_2 \right)$$

Path Electrical Effort

$$H = \frac{C_{\text{last}}}{C_{\text{first}}} = \frac{C_3}{C_1} = \left(\frac{C_2}{C_1}\right) \cdot \left(\frac{C_3}{C_2}\right) = h_1 h_2$$

$$h_2 = \frac{H}{h_1}$$


Path delay $D = (h_1 + p_1) + \left(\frac{H}{h_1} + p_2\right)$

Minimize path delay $D(h_1, h_2)$

$$\Rightarrow \frac{\partial D}{\partial h_1} = \frac{\partial}{\partial h_1} \left[(h_1 + p_1) + \left(\frac{H}{h_1} + p_2\right) \right] = 0$$

$$= 1 - \frac{H}{h_1^2} = 0$$


$$\frac{1}{h_1^2} (h_1^2 - h_1 h_2) = \frac{1}{h_1} (h_1 - h_2) = 0$$



When $\boxed{h_1 = h_2}$, $D(h_1, h_2)$ has a minimum.

minimum delay by equalizing the delay through each stage

$$\boxed{d_1 = d_2}$$




Path Delay $D = (h_1 + p_1) + (h_2 + p_2) + (h_3 + p_3)$

$$\frac{h_1 + h_2 + h_3}{3} \geq \sqrt[3]{h_1 h_2 h_3}$$

$$h_1 + h_2 + h_3 \geq 3 \sqrt[3]{h_1 \cdot h_2 \cdot h_3} = 3 H^{\frac{1}{3}}$$

Minimum when $h_1 = h_2 = h_3$


arithmetic average \geq geometric average



$$N=1$$

$$f=64$$


$$D = (gh + p) = (1 \cdot 64 + 1) = 65$$



$$N=2$$

$$f=8$$


$$D = (1 \cdot 8 + 1) + (1 \cdot 8 + 1) = 18$$




$$N=3$$

$$f=4$$

$$D = (1 \cdot 4 + 1) + (1 \cdot 4 + 1) + (1 \cdot 4 + 1) = 15$$



$$D = (1 \cdot 2.8 + 1) + (1 \cdot 2.8 + 1) + (1 \cdot 2.8 + 1) + (1 \cdot 2.8 + 1) = 15.2$$



$$N = \ln\left(\frac{c_2}{c_1}\right) = \ln(64) = 4.15 \Rightarrow N = 4$$

$$\tau_d = e \ln\left(\frac{c_2}{c_1}\right) \tau_r = e \ln(64) \tau_r \quad (\tau_r) ?$$

$$\beta = \left(\frac{c_2}{c_1}\right)^{1/N} = \sqrt[4]{64} = \underline{2.8}$$

Ring Oscillators


a uniform way of measuring $t_p = \frac{t_{pr} + t_{pf}}{2}$

Ring Oscillator


odd number of inverters

connected in circular chain


Odd Number of Inverters



3 inverters




5 inverters




7 inverters

Odd number of inverters
No stable operating points \rightarrow Oscillating


ring oscillator








Stable
latch




Astable
ring oscillator










t_f t_r t_f t_r t_f t_r



T










t_f t_r t_f t_r t_f t_r




T



t_f t_r t_f t_r t_f t_r



T



t_f

t_r

t_f

t_r

t_f

t_r

①

②


③

①

②

③

①



$$T = 2 \cdot t_p \cdot N$$

t_p : propagation delay

N : # of inverters in chain

$$T \gg t_f + t_r$$


- used to measure the average propagation delay of a typical inverter with minimum capacitive loading

$$t_p = \frac{T}{2 \cdot N}$$

characterise a particular design/fabrication process

- used as a simple on chip clock

N inverters (odd number)



$$g = \frac{C_{in}}{C_{ref}} = \frac{C_{ref}}{C_{ref}} = 1$$

$$h = \frac{C_{out}}{C_{in}} = \frac{C_{ref}}{C_{ref}} = 1$$

$$p = \left(\frac{C_{p,ref}}{C_{ref}} \right) = \left(\frac{\text{internal diffusion cap.}}{\text{gate cap of ref inv}} \right) = \frac{3}{3} = 1$$

$$d = gh + p = 2 \quad \text{dass} = 2\tau$$

$$\text{freq} = \frac{1}{2Nd_{as}} = \frac{1}{4N\tau}$$







