# Pipelined Architecture (2A)

Copyright (c) 2014 - 2018 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice.


ARM System-on-Chip Architecture, 2<sup>nd</sup> ed, Steve Furber

#### 3-stage




4

# 3 stage pipeline – single cycle




# 3-stage pipeline – multi-cycle




the decode logic is involved in all the <u>decode</u> cycle the <u>address calculation</u> the datapath is involved in all the <u>execute</u> cycle the <u>address calculation</u> the <u>data transfer</u>


# 3-stage pipeline – multi-cycle




7

# 3-stage pipeline – multi-cycle






# **3-stage Pipeline**




#### **Register-Register Operations**



ARM Architecture (2A) Pipelined Architecture


10

### **Register-Immediate Operations**



**Pipelined Architecture** 


# STR - 1<sup>st</sup> Cycle




ARM Architecture (2A) Pipelined Architecture

12

# STR - 2<sup>nd</sup> Cycle




# B - 1<sup>st</sup> Cycle



ARM Architecture (2A) Pipelined Architecture

# B - 2<sup>nd</sup> Cycle



ARM Architecture (2A) Pipelined Architecture

### **ARM Instruction Set**

The load-store architecture

3-address data processing instructions

(2 source registers + 1 destination register)

Conditionally executes every instruction


Multiple data transfer instruction

Single cycle execution of shift and ALU operations

Open instruction set for coprocessors

A very dense 16-bit compressed instruction set (Thumb)

#### **ARM Exception Handling**



#### References

- [1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
- [2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf