

Logic Circuit Design

NOR-1

20170217

Copyright (c) 2015 - 2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".



References



Some Figures from the following sites




[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site

[2] Introduction to VLSI Circuits and Systems, Uyemura

[2] en.wikipedia.org







V_A	V_B	V_{out}
0	0	V_{DD}
(c)	0	V_{DD}
(b)	V_{DD}	0
(a)	V_{DD}	V_{DD}

