CMOS Delay-9 (H.0) Interconnect Delay

20170118

Copyright (c) 2015 - 2016 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References Some Figures from the following sites [1] http://pages.hmc.edu/harris/cmosvlsi/4e/index.html Weste & Harris Book Site [2] en.wikipedia.org

Wire Geometry

- ☐ Pitch = w + s
- ☐ Aspect ratio: AR = t/w
 - Old processes had AR << 1
 - Modern processes have AR ≈ 2

Pack in many skinny wires




14: Wires

CMOS VLSI Design 4th Ed.

-

Interconnect Modeling

- ☐ Current in a wire is analogous to current in a pipe
 - Resistance: narrow size impedes flow
 - Capacitance: trough under the leaky pipe must fill first
 - Inductance: paddle wheel inertia opposes changes in flow rate
 - Negligible for most wires



14: Wires


CMOS VLSI Design 4th Ed.

7

Lumped Element Models

- ☐ Wires are a distributed system
 - Approximate with lumped element models

N segments



- \Box 3-segment π -model is accurate to 3% in simulation
- ☐ L-model needs 100 segments for same accuracy!
- $lue{}$ Use single segment π -model for Elmore delay

14: Wires

CMOS VLSI Design 4th Ed.

8

