

Path Delay

Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Path Delay

Max-Path

Min-Path

Critical Path


Timing Check

False Path

Multi-Cycle Path

Max Path / Min Path

Max path



Max delay

min delay

min path

$$t_{cd} \leq t_{delay} \leq t_{pd}$$


min delay

Max delay




contamination delay

propagation delay





Rise / Fall Times



Max delay



min delay



$$\frac{t_f}{t_r} = \frac{2.2\tau_n}{2.2\tau_p}$$

$$\frac{\beta_n}{\beta_p} > 1 \quad \frac{R_n}{R_p} < 1$$

$$\frac{\tau_n}{\tau_p} = \frac{R_n C_{out}}{R_p C_{out}} = \frac{R_n}{R_p} < 1$$




PVT Variation

{ Process
Voltage
Temperature

High temperature **Max delay**
Low temperature **min delay**

FF Output Delay



contamination delay

propagation delay



flipflop clock-to-q

$$t_{ccq} \leq t_{delay} \leq t_{pcq}$$

min delay

Max delay

Path Delay




combinational logic delay

$$t_{cd} \leq t_{delay} \leq t_{pd}$$

min delay

Max delay

Reg-to-Reg Delay (1)



$$t_{cq} \leq t_{FF} \leq t_{pcq}$$

min delay

Max delay

$$t_{cd} \leq t_{comb} \leq t_{pd}$$

min delay


Max delay

$$t_{cq} + t_{cd} \leq t_{delay} \leq t_{pcq} + t_{pd}$$

min delay

Max delay

Reg-to-Reg Delay (2)



$$t_{ccq} \leq t_{FF} \leq t_{pcq}$$

min delay

Max delay

$$t_{cd} \leq t_{comb} \leq t_{pd}$$

min delay

Max delay


$$t_{ccq} + t_{cd} \leq t_{delay} \leq t_{pcq} + t_{pd}$$

min delay


Max delay

Setup Time / Hold Time


Setup Time OK




Setup Time Violation




Hold Time OK




Hold Time Violation




Setup Time / Hold Time




Setup Time Violation




Hold Time Violation



Adder Simulation Waveform





Glitches




False Path

Multi-Cycle Path


Verilog Timing Model Examples



Gate-level Modeling



Values are continuously driven by an output of a device




always active driving a 0, 1, x, z

```
not U0 (sb, s);  
  
and U1 (a0, i0, sb),  
    U2 (a1, i1, s);  
  
or U3 (z, a0, a1);
```

```
wire sb;  
  
wire a0;  
  
wire a1;  
  
wire z;
```

Simulation with Delta Delays



```

assign sb = ~s;

assign a0 = i0 &
sb;

assign a1 = i1 & s;

assign z = a0 |
a1;

```

Dataflow Modeling



```

always @(s)
sb = ~s;

always @(i0 or sb)
a0 = i0 & sb;

always @(i1 or s)
a1 = i1 & s;

always @(a0 or a1)
z = a0 | a1;

```

Behavioral Modeling

```

whenever s changes
sb = ~s;

whenever i0 or sb change
a0 = i0 & sb;

whenever i1 or s change
a1 = i1 & s;

whenever a0 or a1 change
z = a0 | a1;

```


When i0 changes

```
always @(s)
  sb = ~s;

always @(i0 or sb)
  a0 = i0 & sb;

always @(i1 or s)
  a1 = i1 & s;

always @(a0 or a1)
  z = a0 | a1;
```



always @(s)

always @(i0 or sb)

always @(i1 or s)

always @(a0 or a1)

a0 = i0 &
sb;

z = a0 |
a1;


When s changes

```
always @(s)
  sb = ~s;

always @(i0 or sb)
  a0 = i0 & sb;

always @(i1 or s)
  a1 = i1 & s;

always @(a0 or a1)
  z = a0 | a1;
```



always @(s)

sb =

always @(i0 or sb)

a0 = i0 &

always @(i1 or s)

a1 = i1 &

always @(a0 or a1)


z = a0 |

z = a0 |

a1;

a1;

Behavioral Modeling – Sequential




Only sensitive to a subset of their inputs – sensitivity list


the two inputs (**clk**, **d**)

```
always @(posedge  
clk)
```


```
q = d;
```



```
always @ (posedge  
clk)
```



Parallel Processes



```
always @(s)
```

```
sb = ~s;
```

```
always @(i0 or sb)
```

```
a0 = i0 & sb;
```

```
always @(i1 or s)
```

```
a1 = i1 & s;
```

```
always @(a0 or a1)
```

```
z = a0 | a1;
```

```
always @(posedge clk)
```

```
q = d;
```

Five
Parallel
Processes

References

- [1] <http://en.wikipedia.org/>
- [2] <http://www.allaboutcircuits.com/>
- [3] W. Wolf, "Modern VLSI Design : Systems on Silicon"
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"
- [6] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
- [7] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
- [8] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
- [9] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture
- [10] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization
- [11] https://en.wikiversity.org/wiki/Verilog_programming_in_plain_view