

FPGA Implementation (1A)

Copyright (c) 2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice.

Based on

Implementation Steps

- Translate
- Map
- Place & Route
- Generate Program File

Implementation Steps

- Translate (.ngc → .ngd)
- Map (.ngd → .ncd)
- Place & Route (.ncd → .ncd)
- Generate Program File (.ncd → .bit)

- Translate Report
- Floor plan design
- Post-translation simulation model

- Mapping report
- Post-mapping static timing
- Post-mapping floor plan design
- Post-mapping simulation model

- Place-and-route report
- Clock region report
- Asynchronous delay report
- Pad report

References

- [1] <ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf>
- [2] <https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf>