

BJT Topologies - VD Bias

Copyright (c) 2012 - 2017 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".



Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Input Characteristic Curves
Output Characteristic Curves



VD Biased CE

Common Emitter






VD Biased CC

Common Collector 3



VD Biased CB

Common Base



AC Equivalent Circuits

Input Characteristic Curves
Output Characteristic Curves

References

[1] <http://en.wikipedia.org/>

[2] J.H. McClellan, et al., Signal Processing First, Pearson Prentice Hall, 2003