Addressing Modes (3A)

Copyright (c) 2014 - 2020 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice.

Young Won Lim 1/27/20 D.A. Patterson & J.H. Hennessy, Computer Organization and Design (ARM ed)

Addressing Modes

- 1. Immediate
- 2. Register
- 3. Scaled register
- 4. Immediate offset pre-indexed without writeback
- 5. Register offset pre-indexed without writeback
- 6. Scaled register offset pre-indexed without writeback
- 7. Immediate offset pre-indexed with writeback
- 8. Reigster offset pre-indexed with writeback
- 9. Scaled register offset pre-indexed with writeback
- 10. Immediage offset post-indexed
- 11. Register offset post-indexed
- 12. Register offset post-indexed

ADD r2, r0, **#5** ADD r2, r0, **r1** ADD r2, r0, **r1**, LSL **#2**

LDR r2, [r0, #4] LDR r2, [r0, r1] LDR, r2, [r0, r1, LSL #2]

LDR r2, [r0, #4]! LDR r2, [r0, r1]! LDR r2, [r0, r1, LSL #2]!

LDR r2, [r0] #4 LDR r2, [r0], r1 LDR r2, [r0], r1, LSL #2

Addressing mode examples (1)

1. Immediate ADD r2, r0, #5	r2 ← r0 + <mark>5</mark>
2. Register ADD r2, r0, r1	r2 ← r0 + <mark>r1</mark>
 Scaled register ADD r2, r0, r1, LSL #2 	r2 ← r0 + (r1 << 2)

1. Immediate Operand

ADD r2, r0, **#5**

r2 ← r0 + 5

1st operand : register r0
2nd operand : immediate value #5

2. Register Operand

ADD r2, r0, r1

r2 ← r0 + **r1**

1st operand : register r0 2nd operand : register r1

3. Scaled Register Operand

ADD r2, r0, r1, LSL #2

r2 ← r0 + (r1 << 2)

 1^{st} operand : register r0 2^{nd} operand : register r1 << 2

Addressing mode examples (2)

- 4. Immediate offset pre-indexed without writeback
 LDR r2, [r0, #4]
 adr ← r0 + 4;
 r2 ← M[adr]
- 5. Register offset pre-indexed <u>without</u> writeback LDR r2, [r0, r1] adr ← r0 + r1; r2 ← M[adr]
- 6. Scaled register offset pre-indexed without writeback LDR, r2, [r0, r1, LSL #2] $adr \leftarrow r0 + (r1 <<2);$ $r2 \leftarrow M[adr]$

LDR r2, [r0, #4] adr ← r0 + 4; r2 ← M[adr]

adding operation before a memory access base register r0 + immediate offset #4

the added address is used for a memory access

without the ! suffix, the base register r0 is not updated

when traversing an array sequentially

PC relative addressing

LDR r2, [r0, r1] adr ← r0 + r1; r2 ← M[adr]

adding operation before a memory access base register r0 + offset register r1

the added address is used for a memory access

without the ! suffix, the base register r0 is not updated

index into an array array – base index – offset

6. Scaled Register Offset Pre-indexed without Writeback

LDR, r2, [r0, r1, LSL #2] adr ← r0 + (r1 << 2); r2 ← M[adr]

adding operation before a memory access base register r0 + (offset register r1 << 2)

the added address is used for a memory access

without the ! suffix, the base register r0 is not updated

the offset register r1 is never changed

index into an array making an array index into a byte address array – base index – offset index * 4 – byte offset address

Addressing mode examples (3)

7. Immediate offset pre-indexed with writeback LDR r2, [r0, #4]! $r0 \leftarrow r0 + 4;$ $r2 \leftarrow M[r0]$

- 8. Reigster offset pre-indexed with writeback LDR r2, [r0, r1]! $r0 \leftarrow r0 + r1;$ $r2 \leftarrow M[r0]$
- 9. Scaled register offset pre-indexed with writeback LDR r2, [r0, r1, LSL #2]! $r0 \leftarrow r0 + (r1 << 2);$ $r2 \leftarrow M[r0]$

LDR r2, [r0, #4]! r0 ← r0 + 4; r2 ← M[r0]

adding operation before a memory access base register r0 + immediate offset #4

the added address is used for a memory access

base register r0 is updated with the added address

adding operation before a memory access base register r0 + offset register r1

the added address is used for a memory access

base register r0 is <u>updated</u> with the added address

9. Scaled Register Offset Pre-indexed with Writeback

LDR, r2, [r0, r1, LSL #2]! r0 ← r0 + (r1 << 2); r2 ← M[r0]

adding operation before a memory access base register r0 + (offset register r1 << 2)

the added address is used for a memory access

base register r0 is <u>updated</u> with the added address

the offset register r1 is never changed

Addressing mode examples (4)

10. Immediage offset post-indexed LDR r2, [r0] #4

r2 ← M[r0]; r0 ← r0 + 4

11. Register offset post-indexed LDR r2, [r0], r1

r2 ← M[r0]; r0 ← r0 + r1

12. Register offset post-indexed LDR r2, [r0], r1, LSL #2

r2 ← M[r0]; r0 ← r0 + (r1 << 2) LDR r2, [r0], #4

r2 ← M[r0]; r0 ← r0 + 4

first accessing memory, then adding operation base register r0 + immediate offset #4

the initial base register r0 is used for a memory access

no need the ! suffix, the base register is always updated

have similar applications like pre-index

LDR r2, [r0], r1 r2 ←

r2 ← M[r0]; r0 ← r0 + r1

first accessing memory, then adding operation base register r0 + offset register r1

the initial base register r0 is used for a memory access

no need the ! suffix, the base register r0 is always updated

have similar applications like pre-index

LDR r2, [r0], r1, LSL #2 r2 ← M[r0]; r0 ← r0 + (r1 << 2)

first accessing memory, then adding operation base register r0 + (offset register r1 << 2)

the initial base register r0 is used for a memory access

no need the ! suffix, the base register r0 is always updated

the offset register r1 is never changed

have similar applications like pre-index

register indirect addressing :

the **location** of an **operand** is held in a **register**. also called **indexed addressing** or **base addressing**.

<pre>registers r0 = ABCD EFAB r1 = 0123 4560</pre>	address 0123 4560	<mark>data</mark> : ABCD EFAB
	M[0123 4560 [r1 eq)] = ABCD EFAB] = r0 uivalence

r1 holds the address of a memory locationr0 holds the data at that location

www.cs.uregina.ca > pub > class > ARM-addressing > lecture http://www-mdp.eng.cam.ac.uk/web/library/enginfo/mdp_micro/lecture4/lecture4-2-3.html To **load** a value from memory into a register using register-indirect addressing, the **base register** is used

This base register holds the actual memory address

The LDR instruction inspects the base register, interprets its value as the memory address, fetches the value stored at that address location, and then loads it into a destination register.

LDR r0, (r1]

; r0 receives the <u>value</u> held at the memory <u>address</u> pointed to by r1

; r0 is the **destination** register, r1 is the **base** register

To **store** a value to memory from a register using register-indirect addressing, a **base register** is again employed to hold the actual memory address.

The **STR** instruction <u>inspects</u> the **base register**, <u>interprets</u> its value as a memory **address location**, and <u>places</u> the **value** held in the **source register** into the **memory location**.

STR $r0, \implies [r1]$

; the memory location pointed to by r1 receives the value held in r0

; r0 is the **source** register, r1 is the **base** register

register-indirect addressing is <u>simple</u> but has the following <u>problem</u>

How can a 32-bit address be loaded into a register in the first place?

it might seem that a **MOV** instruction would resolve this issue.

but all ARM instructions are 32 bits long, bits are needed for the <u>opcode</u> and the <u>destination</u> register less than 32 bits are left for an address

The ARM uses a pseudo-instruction,

that does not have its own binary encoded instruction.

Instead the **assembler** <u>translates</u> this **pseudo-instruction** into <u>one or more</u> real **instructions**.

ADR is one of the **pseudo-instruction**,

which loads an address into a destination register.

PC-Relative Addressing Example

Copycode	ADR ADR LDR STR	r1, SRC r2, DST r0, [r1 r0, [r2	; the value ; the value] ; load valu] ; store valu	of r1 points of r2 points e at r1 addr le in r0 into	to the SRC <u>loca</u> to the DST <u>loca</u> ess into r0 (SRC) r2 address (DST	<u>tion</u> tion))
SRC		; source of dat	a			
DST . ; destination for the data						
ADR r1,	SRC	will be conve	rted into ADD	r1, pc,	<pre>#offset_src #offset_dst</pre>	

PC-relative offset = Desired Address – (Current ADR Inst Address + 8)

0000 0000	4000: 4004:	ADR r1, SRC ADR r2, DST	; ADD r1, pc, #0x78 ; ADD r2, pc, #0x80
0000	4080:	XXXX XXXX	
0000	408c:	ΥΥΥΥ ΥΥΥΥ	
	PC-relative offset = desired address – (Current ADR Inst Addres = desired address – (Current value of PC)		ldress – (Current ADR Inst Address + 8) ldress – (Current value of PC)
	78 = 4080 - (4000+8) 80 = 408c - (4004+8)		(4000+8) + 78 = 4080 (4004+8) + 80 = 408c

Current value of PC

The trick with the **ADR** instruction relies on the fact that the <u>current value</u> of the **PC** (**r15**) (8-byte advance) will normally be *close* to the intended memory address location.

Thus an **ADR** instruction is translated into <u>one or more instructions</u> that can <u>add</u> a constant value to or <u>subtract</u> a constant value from the <u>current value</u> of the **PC** and place the result in the destination register specified by the original ADR instruction.

PC-relative addressing :

The constant value is known as the **PC-relative offset**. It can be calculated by the formula below:

PC-relative offset = desired address – (ADR Inst Address + 8)

The +8 in the formula is a consequence of how the ARM processes instructions using "pipeline" techniques

References

- [1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
- [2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf