

# Timer / Counter Architecture

---

---

Copyright (c) 2022 - 2014 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to [youngwlim@hotmail.com](mailto:youngwlim@hotmail.com).

This document was produced by using LibreOffice.

# Based on

---

ARM System-on-Chip Architecture, 2<sup>nd</sup> ed, Steve Furber

Introduction to ARM Cortex-M Microcontrollers  
– Embedded Systems, Jonathan W. Valvano

Digital Design and Computer Architecture,  
D. M. Harris and S. L. Harris

ARM assembler in Raspberry Pi  
Roger Ferrer Ibáñez

<https://thinkingeek.com/arm-assembler-raspberry-pi/>


---

# NXP LPC214x Timers

<http://www.ocfreaks.com/lpc2148-interrupt-tutorial/>

# Timer / Counter

- MR0** : Match Register 0
- MCR** : Match Control Register
- TC** : Timer Counter.
- TCR** : Timer Control Register
- PR** : Prescale Register.
- PC** : Prescale Counter.
- CR** : Capture Register




- reset the **TC**,
- stop both the **TC** and **PC**,
- generate an interrupt whenever **MR0** matches the **TC**

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)


# Registers in each timer

## TIMER0



MR0,1,2,3 : Match Registers  
CR0,1,2,3 : Capture Register  
MCR : Match Control Register  
TC : Timer Counter  
TCR : Timer Control Register  
PR : Prescale Register  
PC : Prescale Counter  
T0IR : Interrupt Register

## TIMER1



MR0,1,2,3 : Match Registers  
CR0,1,2,3 : Capture Register  
MCR : Match Control Register  
TC : Timer Counter  
TCR : Timer Control Register  
PR : Prescale Register  
PC : Prescale Counter  
T1IR : Interrupt Register

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Interrupt Register (IR)

The **IR** can be read to **identify** which of 8 possible **interrupt** sources are **pending**.

The **IR** can be written to **clear** interrupts.

TIMER/ COUNTER0      **T0IR**  
TIMER/ COUNTER1      **T1IR**

The **Interrupt Register** consists of four bits for the **match interrupts** and four bits for the **capture interrupts**.

If an **interrupt** is generated then the corresponding **bit** in the **IR** will be **high**. Otherwise, the bit will be low.

Writing a logic **one** to the corresponding **IR** bit will **reset** the **interrupt**.

Writing a **zero** has no effect

Bit 0	: <b>MR0</b> Interrupt	flag for match channel 0
Bit 1	: <b>MR1</b> Interrupt	flag for match channel 1
Bit 2	: <b>MR2</b> Interrupt	flag for match channel 2
Bit 3	: <b>MR3</b> Interrupt	flag for match channel 3
Bit 4	: <b>CR0</b> Interrupt	flag for capture channel 0 event
Bit 5	: <b>CR1</b> Interrupt	flag for capture channel 1 event
Bit 6	: <b>CR2</b> Interrupt	flag for capture channel 2 event
Bit 7	: <b>CR3</b> Interrupt	flag for capture channel 3 event

A **high bit** signifies the **interrupt** is generated

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Match Registers : MR0 ~ MR3

The **Match register** values are continuously compared to the **Timer Counter** value.


When the two values are equal, actions can be triggered automatically.

Actions are controlled by the **MCR** register.

The possible actions are to generate an interrupt, reset the Timer Counter, or stop the timer.

## MR0 (Match Register 0)

can be enabled through the **MCR** to reset the **TC**, stop both the **TC** and **PC**, and/or generate an interrupt whenever **MR0** matches the **TC**



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)



# Match Control Register (MCR)

"n" represents the Timer number, 0 or 1.

Interrupt on MR0: **MR0I** = 1  
an **interrupt** is **generated**  
when MR0 **matches** the value in the **TC**

Reset on MR0: **MR0R** = 1  
the **TC** will be **reset** if MR0 *matches* it.

Stop on MR0: **MR0S** = 1  
the **TC** and **PC** will be **stopped** and  
TCR[0] will be set to 0 if MR0 matches the TC

MCR[0]:	<b>MR0I</b>
MCR[1]:	<b>MR0R</b>
MCR[2]:	<b>MR0S</b>
MCR[3]:	<b>MR1I</b>
MCR[4]:	<b>MR1R</b>
MCR[5]:	<b>MR1S</b>
MCR[6]:	<b>MR2I</b>
MCR[7]:	<b>MR2R</b>
MCR[8]:	<b>MR2S</b>
MCR[9]:	<b>MR3I</b>
MCR[10]:	<b>MR3R</b>
MCR[11]:	<b>MR3S</b>

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# TC, PR, PC

## TC : Timer Counter.

The 32-bit **TC** is incremented every **PR+1** cycles of **PCLK**.

The **TC** is controlled through the **TCR**

## PR : Prescale Register.


The **Prescale Counter** is equal to this value, the next clock increments the **TC** and clears the **PC**

## PC : Prescale Counter.

The 32-bit **PC** is a counter which is incremented to the value stored in **PR**.

When the value in **PR** is reached, the **TC** is incremented and the **PC** is cleared.

The **PC** is observable and controllable through the bus interface



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Timer Control Register (TCR)

## TCR[0] : Counter Enable

When one, the **Timer Counter (TC)** and **Prescale Counter (PC)** are **enabled** for counting.  
When zero, the counters are **disabled**.


## TCR[1] : Counter Reset

When one, the **Timer Counter (TC)** and **Prescale Counter (PC)** are **synchronously reset** on the next positive edge of **PCLK**.  
The counters **remain reset** until **TCR[1]** is returned to zero.

## TCR[7:2] : Reserved,

user software **should not write ones** to reserved bits.  
The value read from a reserved bit is **not defined**.

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)



# Capture Register

Each **capture register** is associated with a **device pin** and may be loaded with the **Timer Counter** value when a specified event occurs on that pin.

The settings in the **Capture Control Register** register determine whether the **capture function** is enabled, and whether a **capture event** happens on the rising edge of the associated pin, the falling edge, or on both edges.

**CR0**: Capture Register 0.

**CR0** is loaded with the value of **TC** when there is an event on the **CAPn.0**

**CAP0.0** for **TIMER0**

**CAP1.0** for **TIMER1**, respectively

## TIMER0


Match MR0, MR1, MR2, MR3

Capture CR0, CR1, CR2, CR3

## TIMER1

Match MR0, MR1, MR2, MR3

Capture CR0, CR1, CR2, CR3



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Capture Control Register (CCR)

The **Capture Control Register** is used to control

whether one of the four **Capture Registers** is loaded with the value in the **Timer Counter** when the **capture event** occurs

CR0, CR1, CR2, CR3

RE, FE


whether an **interrupt** is generated by the capture event.

I

Setting **both** the rising and falling bits at the same time is a valid configuration, resulting in a capture event for **both** edges.

**Capture  
Registers**

**Capture  
Events**



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# 4 capture channels per timer

Up to **four** 32-bit capture **channels** per **timer**,  
that can take a snapshot of the timer value  
when an input signal transitions.

A capture event may also optionally generate an interrupt

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Capture Control Register (CCR)

"n" represents the Timer number, 0 or 1.

Capture on `CAPn.0` rising edge: `CAP0RE`

a sequence of 0 then 1 on `CAPn.0` will cause `CR0` to be loaded with the contents of `TC`.

Capture on `CAPn.0` falling edge: `CAP0FE`

a sequence of 1 then 0 on `CAPn.0` will cause `CR0` to be loaded with the contents of `TC`.

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)


# Capture Events

## TIMER0

**Capture Registers**

**Capture Events control**

**Capture Pins**




## TIMER1

**Capture Registers**

**Capture Events control**


**Capture Pins**



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)



# Four capture channels for each timer



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Capture Events

capture register



TIMER0, or 1

capture event enabled

CAP0RE
CAP0FE
CAP0RE & CAP0FE
CAP1RE
CAP1FE
CAP1RE & CAP0FE
CAP2RE
CAP2FE
CAP2RE & CAP0FE
CAP3RE
CAP3FE
CAP3RE & CAP0FE


TIMER0, or 1

capture pins

CAP0.0	CAP1.0
CAP0.0	CAP1.0
CAP0.0	CAP1.0
CAP0.1	CAP1.1
CAP0.1	CAP1.1
CAP0.1	CAP1.1
CAP0.2	CAP1.2
CAP0.2	CAP1.2
CAP0.2	CAP1.2
CAP0.3	CAP1.3
CAP0.3	CAP1.3
CAP0.3	CAP1.3

TIMER0

TIMER1



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Capture Control Register (CCR)

"n" represents the Timer number, 0 or 1.

Capture on **CAPn.0** rising edge: **CAP0RE = 1**  
a sequence of 0 then 1 on **CAPn.0**  
will cause **CR0** to be loaded  
with the contents of **TC**.

Capture on **CAPn.0** falling edge: **CAP0FE = 1**  
a sequence of 1 then 0 on **CAPn.0**  
will cause **CR0** to be loaded  
with the contents of **TC**

Interrupt on **CAPn.0** event: **CAP0I = 1**  
a **CR0** load due to a **CAPn.0** event  
will generate an interrupt.

---

**CCR**[0]: **CAP0RE**

**CCR**[1]: **CAP0FE**

**CCR**[2]: **CAP0I**

---

**CCR**[3]: **CAP1RE**

**CCR**[4]: **CAP1FE**

**CCR**[5]: **CAP1I**

---

**CCR**[6]: **CAP2RE**

**CCR**[7]: **CAP2FE**

**CCR**[8]: **CAP2I**

---

**CCR**[9]: **CAP3RE**

**CCR**[10]: **CAP3FE**

**CCR**[11]: **CAP3I**

---

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Timer / Counter Capture Pins (1)

## Capture Signals -

A transition on a **capture pin** can be configured to load one of the **Capture Registers** with the value in the **Timer Counter** and optionally to generate an **interrupt**.

Capture functionality can be selected from a number of pins.

*(physically more than one pin can exist)*

- **CAP0.0** (3 pins)
- **CAP0.1** (2 pins)
- **CAP0.2** (3 pin)
- **CAP0.3** (1 pin)
  
- **CAP1.0** (1 pin)
- **CAP1.1** (1 pin)
- **CAP1.2** (2 pins)
- **CAP1.3** (2 pins)

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Timer / Counter Capture Pins (2)

When more than one pin is selected for a Capture input on a single TIMER0/1 channel, the pin with the lowest Port number is used.

only one pin is used per channel

If for example pins 30 (**P0.6**) and 46 (**P0.16**) are selected for CAP0.2, only pin 30 will be used by TIMER0 to perform CAP0.2 function.

Here is the list of all CAPTURE signals, together with pins on where they can be selected:

- CAP0.0 (3 pins) : P0.2, P0.22 and P0.30
- CAP0.1 (2 pins) : P0.4 and P0.27
- CAP0.2 (3 pins) : **P0.6**, **P0.16** and P0.28
- CAP0.3 (1 pin) : P0.29
  
- CAP1.0 (1 pin) : P0.10
- CAP1.1 (1 pin) : P0.11
- CAP1.2 (2 pins) : P0.17 and P0.19
- CAP1.3 (2 pins) : P0.18 and P0.21

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Timer mode and Counter mode

## Timer Mode


**PC** is incremented on rising **PCLK**

## Counter Mode

**TC** is incremented on rising, falling, both edges on the **CAP** input

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Timer / Counter Capture Pins



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Counter Control Register (CTCR)

The **Count Control Register (CTCR)** is used

- 1) to select between **Timer** and **Counter mode**
- 2) to select the **pin** (Bits 3:2) and **edge(s)** (Bits 1:0) for counting in **Counter mode**

Bits 1:0 Counter / Timer Mode

00	Timer mode,	rising PCLK
01	Counter mode,	rising CAP input
10	Counter mode,	falling CAP input
11	Counter mode,	both CAP input

Bits 3:2 Count Input Select

00	CAPn.0
01	CAPn.1
10	CAPn.2
11	CAPn.3

for TIMER0

CAP0.0  
CAP0.1  
CAP0.2  
CAP0.3

for TIMER1

CAP1.0  
CAP1.1  
CAP1.2  
CAP1.3

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)




# Counter Control Register (CTCR)

When **Counter Mode** is chosen, ( $CTCR[1:0] = 01, 10, 11$ ) the **CAP** input (selected by the  $CTCR[3:2]$ ) is **sampled** on every **rising** edge of the **PCLK** clock.

After comparing two consecutive samples of this **CAP** input, one of the following four events is recognized:

rising edge, falling edge,  
either of edges or no changes  
in the level of the selected **CAP** input.



[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# Counter Control Register (CTCR)

Only if the identified event corresponds to the one selected by bits 1:0 in the **CTCR** register, the **Timer Counter** register will be incremented

Bits 1:0	Counter / Timer Mode
00	Timer mode, rising PCLK
01	Counter mode, rising CAP input
10	Counter mode, falling CAP input
11	Counter mode, both CAP input
Bits 3:2	Count Input Select
00	CAPn.0
01	CAPn.1
10	CAPn.2
11	CAPn.3

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# CTCR – Counter / Timer Mode

Bits	Mode	This field selects which
1:0	Timer / Counter	rising <b>PCLK</b> edges can <u>increment</u> Timer's <b>Prescale Counter (PC)</b> , or <u>clear</u> <b>PC</b> and <u>increment</u> <b>Timer Counter (TC)</b> .
00	Timer Mode	every rising <b>PCLK</b> edge
01	Counter Mode	<b>TC</b> is incremented on rising edges on the <b>CAP</b> input selected by bits 3:2.
10	Counter Mode	<b>TC</b> is incremented on falling edges on the <b>CAP</b> input selected by bits 3:2.
11	Counter Mode	<b>TC</b> is incremented on both edges on the <b>CAP</b> input selected by bits 3:2

Timer Mode	<b>PC</b> is incremented on rising <b>PCLK</b>
Counter Mode	<b>TC</b> is incremented on rising, falling, both edges on the <b>CAP</b> input

- Rising **PCLK**
- Rising **CAPn.0~3**
- Falling **CAPn.0~3**
- Both **CAPn.0~3**

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# CTCR – CAP Select

Bits	Select	When bits 1:0 in this register are <u>not</u> 00 (Timer Mode), these bits <u>select</u> which CAP pin is sampled for clocking:
3:2	Counter Input	
00	CAPn.0	CAP0.0 for TIMER0 and CAP1.0 for TIMER1
01	CAPn.1	CAP0.1 for TIMER0 and CAP1.1 for TIMER1
10	CAPn.2	CAP0.2 for TIMER0 and CAP1.2 for TIMER1
11	CAPn.3	CAP0.3 for TIMER0 and CAP1.3 for TIMER1

Note: If Counter mode is selected for a particular CAPn input in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000.

However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer.

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

# U0IIR

The **U0IIR** provides a **status code** that denotes the **priority** and **source** of a pending interrupt

the interrupts are **frozen** during an **U0IIR** access.

if an interrupt occurs during an **U0IIR** access, the interrupt is recorded for the next **U0IIR** access

given the **status** of U0IIR[3:0], an interrupt handler routine can determine the **cause** of the interrupt and how to **clear** the active interrupt.

The **U0IIR** must be read in order to clear the interrupt prior to exiting the ISR

[https://www.keil.com/dd/docs/datashts/philips/user\\_manual\\_lpc214x.pdf](https://www.keil.com/dd/docs/datashts/philips/user_manual_lpc214x.pdf)

## References

- [1] [http://wiki.osdev.org/ARM\\_RaspberryPi\\_Tutorial\\_C](http://wiki.osdev.org/ARM_RaspberryPi_Tutorial_C)
- [2] <http://blog.bobuhiro11.net/2014/01-13-baremetal.html>
- [3] <http://www.valvers.com/open-software/raspberry-pi/>
- [4] <https://www.cl.cam.ac.uk/projects/raspberrypi/tutorials/os/downloads.html>