Path Delay

Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Path Delay

Max-Path
Min-Path
Critical Path
Timing Check
False Path
Multi-Cycle Path

Max Path / Min Path



Max delay

min delay



contamination delay

propagation delay

$$t_{cd} \leq t_{delay} \leq t_{pd}$$

min delay Max delay



Rise / Fall Times



Max delay

min delay





$$\frac{\beta_n}{\beta_p} > 1 \qquad \frac{R_n}{R_p} < 1$$

$$\frac{t_f}{t_r} = \frac{2.2\,\tau_n}{2.2\,\tau_p} \qquad \frac{\tau_n}{\tau_p} = \frac{R_n C_{out}}{R_p C_{out}} = \frac{R_n}{R_p} < 1$$





PVT Variation

- Process
- Voltage
- Temperature

High temperature	Max delay
Low temperature	min delay

FF Output Delay



contamination delay

propagation delay

flipflop clock-to-q

$$t_{c\,cq} \leq t_{delay} \leq t_{p\,cq}$$

min delay

Max delay

Path Delay



contamination delay

propagation delay



combinational logic delay

$$t_{cd} \leq t_{delay} \leq t_{pd}$$

min delay

Max delay

Reg-to-Reg Delay (1)



$$t_{c\,cq} \le t_{FF} \le t_{p\,cq}$$

min delay Max delay

$$t_{c\,d} \le t_{comb} \le t_{p\,d}$$

min delay Max delay

$$t_{c\,cq} + t_{c\,d} \le t_{delay} \le t_{p\,cq} + t_{p\,d}$$

min delay Max delay

Reg-to-Reg Delay (2)



$$t_{c\,cq} \le t_{FF} \le t_{p\,cq}$$

min delay Max delay

$$t_{c\,d} \le t_{comb} \le t_{p\,d}$$

min delay Max delay

$$t_{c\,cq} + t_{c\,d} \le t_{delay} \le t_{p\,cq} + t_{p\,d}$$

min delay Max delay

Setup Time / Hold Time

Setup Time OK



Setup Time Violation



Hold Time OK



Hold Time Violation



Setup Time / Hold Time



Setup Time Violation





Since the delay is too
small signal passes
through the 2nd FF

Hold Time Violation



False Path

Multi-Cycle Path

References

[1] http://en.wikipedia.org/
[2] http://www.allaboutcircuits.com/
[3] W. Wolf, “Modern VLSI Design : Systems on Silicon
[4] N. Weste, D. Harris, “CMOS VLSI Design: A Circuits and Systems Perspective”
[5] J. P. Uyemura, “Introduction to VLSI Circuits and Systems”
[6] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
[7] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
[8] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
[9] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture
[10] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization