
Memory Interface (1A)

Copyright (c) 2011, 2015 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".
Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using OpenOffice.

Memory Interface

- MAR (Memory Address Register)
- MDR (Memory Data Register)
- FSM (Finite State Machine)

MAR and MDR




Memory

MAR and MDR

To decouple CPU and Memory

- MAR (Memory Address Register)
- MDR (Memory Data Register)
- FSM (Finite State Machine)

Pipeline Otherwise, CPU has to wait until the memory cycle is finished.



Memory

CPU-Memory Handshake

Cycle 1: Request asserted. Read data placed on memory data bus.

Cycle 2: Wait deasserted. CPU latches read data into MBR.

Cycle 3: Request deasserted.

Cycle 4: Wait asserted.

CPU-Memory Handshake


No Common Clock Handshake

Cycle 1: Request asserted. Read data placed on memory data bus.

Cycle 2: Wait deasserted. CPU latches read data into MBR.


Cycle 3: Request deasserted.

Cycle 4: Wait asserted.




 $http://www-inst.eecs.berkeley.edu/\sim cs150/fa05/CLD_Supplement/chapter11/chapter11.doc1.html$

Simole Memory Interface Timing Waveform



 $http://www-inst.eecs.berkeley.edu/\sim cs150/fa05/CLD_Supplement/chapter11/chapter11.doc1.html$

Read & Write FSM



http://www-inst.eecs.berkeley.edu/~cs150/fa05/CLD_Supplement/chapter11/chapter11.doc1.html

References

- [1] Essential C, Nick Parlante
- [2] Efficient C Programming, Mark A. Weiss
- [3] C A Reference Manual, Samuel P. Harbison & Guy L. Steele Jr.
- [4] C Language Express, I. K. Chun