



# HW #2




## ① FF / Latch Timing



rising edge FF


falling edge FF

Level sensitive Latch



2


Shift reg.



$S_i$  sequence


1 0 0 1 0 1 1  
→

Wave form ?






1 0 0 1 0 1 1  
→

Wave for m ?



# ③ Setup & hold Timing check.

Chap 3



$t_{cd} = 25ps$

$t_{pd} = 35ps$

$t_{pd} = ?$


$t_{cd} = ?$

Setup time constraint

$T_c \geq \square$   
 $f_c = \square$

Hold time constraint

$t_{cq} + t_{cd} \stackrel{?}{\geq} t_{hold}$




min path : 1 gate delay

$$1 \times t_{cd} = 25$$


max path : 3 gate delay

$$3 \times t_{pd} = 3 \times 35 = 105$$

Simplify




max path



$$T_c \geq 50 + 105 + 60 = 215$$


min path



30 + 25 must be greater than 70

~~30 + 25 > 70~~ hold violation!

add buffers



min path 2-gates delay

max path 3-gates delay

now  $2 \times 25 + 30 > 70$

hold constraints met





4

explain the timing diagram in the below

B  $\uparrow$  (no) glitch

B  $\downarrow$  glitch.




Glitches

Harris





"Digital Design & Computer Architecture"

Elsevier  $\rightarrow$


Chap 2



timing diagram?



I B L H transition no glitch!




different arrival times of  $s1$  &  $s2$   
 can cause glitch  
 at the output of the OR gate

$n1$ : 2-gate delay

$n2$ : 1-gate delay


$n1+n2$



— slower



II B H  $\downarrow$  L transition glitch!




different arrival times of  $s_1$  &  $s_2$   
 can cause glitch  
 at the output of the OR gate


$n_1$ : 2-gate delay

$n_2$ : 1-gate delay



$n_1 + n_2$



- slower






glitch



Glitches

$\Delta$ : 1 gate delay.






C \ AB	00	01	11	10
0	1	0	0	0
1	1	1	1	0



(1,0) (1,1)  $\bar{A}\bar{B}$      (1,1) (1,0)  $BC$

C \ AB	00	01	11	10
0	1	0	0	0
1	1	1	1	0

(1,0)  $\bar{A}\bar{B}$      (1,1)  $\bar{A}C$      (1,1) (1,0)  $BC$

add one more minterm





Glitches