

Latch Based Pipeline (4B)

-
-


Copyright (c) 2010-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.


Latch Based Pipeline (1)



Latch Based Pipeline (2)




- The Open State
- The Transition between States
- The Outputs after Transitions
- The Combinational Circuits




HOLD → **open**
 Changing output
Begin to pass a new data to the output



open → **HOLD**
 Stable output
Stop to pass the current data to the output




using stable output of the latch while its input may change




using changing output of the latch, transparently transferred inputs




The Open State




The Transition between States




The Outputs after Transitions





The Combinational Circuits




- The Latch Timing
- The Latch L1 & L2 Timing (1, 2)
- The Latch L3 & L4 Timing (1, 2)
- The FlipFlop Based Pipeline Timing
- The Latch Based Pipeline Timing




The Latch Timing




The Latch L1 & L2 Timing (1)




The Latch L1 & L2 Timing (2)




The Latch L3 & L4 Timing (1)




The Latch L3 & L4 Timing (2)



The FlipFlop Based Pipeline Timing



The Latch Based Pipeline Timing



References

[1] <http://en.wikipedia.org/>