## Control (5A)

Copyright (c) 2014-2020 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using LibreOffice.

## Based on

ARM System-on-Chip Architecture, $2^{\text {nd }}$ ed, Steve Furber
Introduction to ARM Cortex-M Microcontrollers

- Embedded Systems, Jonathan W. Valvano


## Branch and Branch with Link (B, BL)

## Branch and Branch with Link (B, BL)

$B\{L\}\{<c o n d>\}$ <target address>
L : the branch and link
<cond> : condition codes, AL if omitted
<target address> : a label in the assembler code
The assembler will generate the offset
target address - branch instruction address +8

| B | <target address> |
| :--- | :--- |
| B <cond> | <target address> |
| BL | <target address> |
| BL <cond> | <target address> |

## Condition Code Suffixes <cond>

| Suffix | Flags | Meaning |
| :--- | :--- | :--- |
| EQ | $Z=1$ | Equal |
| NE | $Z=0$ | Not equal |
| CS or HS | $C=1$ | Higher or same, unsigned |
| CC or LO | $\mathrm{C}=0$ | Lower, unsigned |
| MI | $\mathrm{N}=1$ | Negative |
| PL | $\mathrm{N}=0$ | Positive or zero |
| VS | $\mathrm{V}=1$ | Overflow |
| VC | $\mathrm{V}=0$ | No overflow |
| HI | $\mathrm{C}=1$ and $\mathrm{Z}=0$ | Higher, unsigned |
| LS | $\mathrm{C}=0$ or $\quad \mathrm{Z}=1$ | Lower or same, unsigned |
| GE | $\mathrm{N}=\mathrm{V}$ | Greater than or equal, signed |
| LT | $\mathrm{N}!=\mathrm{V}$ | Less than, signed |
| GT | $\mathrm{Z}=0$ and $\mathrm{N}=\mathrm{V}$ | Greater than, signed |
| LE | $\mathrm{Z}=1$ and $\mathrm{N}!=\mathrm{V}$ | Less than or equal, signed |
| AL | any value | Always. This is the default when no suffix is specified. |

https://community.arm.com/processors/b/blog/posts/condition-codes-1-condition-flags-and-codes

## Conditional Flags

$\mathbf{N}=1 \quad$ if the result is negative
$\mathbf{Z = 1}$ if the result is zero
C=1 the carry out of the ALU
when the operation is arithmetic
(ADD, ADC, SUB, SBC, RSB, RSC, CMP, CMN), or
the carry out of the shifter ( C is preserved when no shift)
V=1 if overflow is occurred during arithmetic operations only when an arithmetic operation has operands that are viewed as 2's complement signed value ( V is preserved when non-arithmetic operations)

## Conditional Flag Setting Instructions

## Data Processing Instructions

<op> \{<cond>\} \{S\} Rd, Rn, \#<32-bit immediate>
<op> \{<cond>\} \{S\} Rd, Rn, Rm, \{<shift>\}

## Multiply Instructions

MUL $\{<$ cond $>\}$ \{S\} Rd, Rm, Rs<br>MLA \{<cond>\} \{S\} Rd, Rm, Rs, Rn<br><mul> \{<cond>\} \{S\} RdHi, RdLo, Rm, Rs<br>UMULL, UMLAL, SMULL, SMLAL

| <mul> | Meaning |
| :--- | :--- |
| MUL | Multiply (32-bit) |
| MLA | Multiply-Accumulate (32-bit) |
| UMULL | Unsigned Multiply Long |
| UMLAL | Unsigned Multiply Acc Long |
| SMULL | Singed Multiply Long |
| SMLAL | Unsigned Multiply Acc Long |


| <op> | Meaning |
| :--- | :--- |
| AND | Logical bit-wise AND |
| EOR | Logical bit-wise exclusive OR |
| SUB | Subtract |
| RSUB | Reverse subtract |
| ADD | Add |
| ADC | Add with carry |
| SBC | Subtract with carry |
| RSC | Reverse subtract with carry |
| TST | Test |

## Branch Conditions

| B<cond> |  |  |
| :--- | :--- | :--- |
| B | Unconditional | Always take this branch |
| BAL | Always | Always take this branch |
| BEQ | Equal | Comparison equal or zero result |
| BNE | Not equal | Comparison not equal or non-zero result |
| BPL | Plus | Result positive or zero |
| BMI | Minus | Result minus or negative |
| BCC | Carry clear | Arithmetic operation did not give carry-out |
| BLO | Lower | Unsigned comparison give lower |
| BCS | Carry set | Arithmetic operation gave carry-out |
| BHS | Higher or same | Unsigned comparison gave higher or same |
| BVC | Overflow clear | Signed integer operation; no overflow occurred |
| BVS | Overflow set | Signed integer operation; overflow occurred |
| BGT | Greater than | Signed integer comparison gave greater than |
| BGE | Greater or equal | Signed integer comparison gave greater or equal |
| BLT | Less than | Signed integer comparison gave less than |
| BLE | Less or equal | Signed integer comparison gave less than or equal |
| BHI | Higher | Unsigned comparison gave higher |
| BLS | Lower or same | Unsigned comparison gave low or same |

## Conditional Flag Setting Instructions

```
CMP R1, R2
BEQ L1
CMP R1, R2
BNE L1
```


## Conditional Flag Setting Instructions

```
if (i==j) f = g+h;
else f = g-h;
    CMP r3, r4
BNE Else ; go to Else if I <> j
    ADD r0, r1, r2 ; f =g+h
    B Exit
Else: SUB r0, r1, r2 ; f = g+h
Exit:
```


## Conditional Flag Setting Instructions

```
while (save[i] == k)
    i += 1;
Loop: ADD r12, r6, r3, LSL #2
    LDR r0, [r12, #0]
    CMP r0, r5
    BNE Exit
    ADD r3, r3, #1
    B Loop
```

Exit:

## Conditional Flag Setting Instructions

```
CMP r0, r1
BLQ L1 ; unsigned branch
BLT L2 ; signed branch
CMP r1, r2
BHS L3 ; Index out of bounds
```


## Conditional Flag Setting Instructions

```
    CMP r3, r4
    BNE Else
    ADD r0, r1, r2
    B Exit
Else: SUB r0, r1, r2
Exit:
```


## References

[1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
[2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf

