# Carry Skip Adder (5A)

•

•

Copyright (c) 2021 – 2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

https://en.wikipedia.org/wiki/AND\_gate https://en.wikipedia.org/wiki/OR\_gate https://en.wikipedia.org/wiki/XOR\_gate https://en.wikipedia.org/wiki/NAND\_gate

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

#### Carry Lookahead Adder

#### Carry Lookahead Adder

$$p_{i} = a_{i} \oplus b_{i}$$
$$g_{i} = a_{i} \wedge b_{i}$$

$$c_{1} = g_{0} + p_{0} \wedge c_{0}$$


$$c_{2} = g_{1} + p_{1} \wedge c_{1}$$

$$c_{3} = g_{2} + p_{2} \wedge c_{2}$$


$$c_{4} = g_{3} + p_{3} \wedge c_{3}$$
propagated carry
generated carray

 $p_i$ FA propagated carry  $g_{i}$ generated carry FA

#### Propagated and Generated Carries




#### FA with P & G



https://en.wikipedia.org/wiki/Carry-skip\_adder

Full adder with additional generate and propagate signals.

#### 4-bit Full Adder with P and G



https://upload.wikimedia.org/wikiversity/en/1/18/RCA.Note.H.1.20151215.pdf

#### FA with P & G

For each operand input bit pair (a, b, )

the propagate-conditions  $p_i = a_i \oplus b_i$  are determined using an XOR-Gate .

When all propagate-conditions are true,


$$s = p_{n-1} \wedge p_{n-2} \wedge \cdots \wedge p_1 \wedge p_0 = p_{[0:n-1]}$$

$$= (a_{n-1} \oplus b_{n-1}) \wedge (a_{n-2} \oplus b_{n-2}) \wedge \cdots \wedge (a_1 \oplus b_1) \wedge (a_0 \oplus b_0)$$

then the carry-in bit  $c_0$  determines the carry-out bit.

 $c_0$  can be propagated to  $c_{out}$  only when s = 1

## C<sub>0</sub> propagation condition



 $c_0$  can be propagated to  $c_{out}$  only when s = 1

$$s = p_{n-1} \wedge p_{n-2} \wedge \cdots \wedge p_1 \wedge p_0 = p_{[0:n-1]}$$

$$= (a_{n-1} \oplus b_{n-1}) \wedge (a_{n-2} \oplus b_{n-2}) \wedge \cdots \wedge (a_1 \oplus b_1) \wedge (a_0 \oplus b_0)$$


#### FA with P & G

The n-bit-carry-skip adder consists of a n-bit carry-ripple-chain, a n-input AND-gate and one multiplexer.

Each propagate bit  $p_i$  that is provided by the carry-ripple-chain is connected to the n-input AND-gate. The resulting bit is used as the select bit of a multiplexer that switches either the last carry-bit  $c_n$  or the carry-in  $c_0$  to the carry-out signal  $c_{out}$ 

$$s = p_{n-1} \wedge p_{n-2} \wedge \cdots \wedge p_1 \wedge p_0 = p_{[0:n-1]}$$

## 4-bit Carry Skip Adder




The n-bit-carry-skip adder consists of


a n-bit **carry-ripple-chain**, a n-input **AND-gate** and one **multiplexer**.

a multiplexer switches either the last carry-bit  $\mathbf{c}_{\rm n}$  or the carry-in  $\mathbf{c}_{\rm 0}$  to the carry-out signal  $\mathbf{c}_{\rm out}$ 

$$s = p_{n-1} \wedge p_{n-2} \wedge \cdots \wedge p_1 \wedge p_0 = p_{[0:n-1]}$$

when s = 1,  $c_{out} \leftarrow c_0$ otherwise, internally generated carries can be propagated to  $c_{out}$ 





Www.cs.tufts.edu

Www.cs.tufts.edu/103/notes/Lecture14(Adders-2).pdf


## Block Carry Skip Adder

Block-carry-skip adders are composed of a number of carry-skip adders. There are two types of block-carry-skip adders The two operands

$$A=(a_{n-1},a_{n-2},\ldots,a_1,a_0)$$
 and  $B=(b_{n-1},b_{n-2},\ldots,b_1,b_0)$  are split in  $k$  blocks of  $(m_k,m_{k-1},\ldots,m_2,m_1)$  bits.

- Why are block-carry-skip-adders used?
- Should the block-size be constant or variable?
- Fixed block width vs. variable block width

## Block Carry Skip Adder




Since the Cin-to-Cout represents the longest path in the ripple-carry-adder, an obvious attempt is to accelerate carry propagation through the adder.

This is accomplished by using Carry-Propagate p<sub>i</sub> signals within a group of bits.

If <u>all</u> the  $p_i$  signals within the group are  $p_i = 1$ , the condition exist for the carry to bypass the entire group:

$$\mathsf{P} = \mathsf{p}_{\mathsf{i}} \bullet \mathsf{p}_{\mathsf{i}+1} \bullet \mathsf{p}_{\mathsf{i}+2} \bullet \dots \bullet \mathsf{p}_{\mathsf{i}+\mathsf{k}-1}$$



The Carry Skip Adder (CSKA) <u>divides</u> the words to be added into <u>groups</u> of <u>equal size</u> of **k-bits**.


The basic structure of an N-bit Carry Skip Adder


Within the group, carry propagates in a ripple-carry fashion.

In addition, an AND gate is used to form the group propagate signal P.

$$P = p_i \cdot p_{i+1} \cdot p_{i+2} \cdot \dots \cdot p_{i+k-1}$$

If P = 1 the condition exists for carry to bypass (skip) over the group







Any kill or generate condition results in divided (broken) critical paths

All FA's in R-2 groups must have the propagate condition

#### Ripple through k-1 bits


$$(k-1)$$
  
 $\Delta_{rca}$ 





#### Skip carry





The maximal delay  $\Delta$  of a Carry Skip Adder is encountered when carry is generated in the least-significant bit position,

- rippling through k-1 bit positions,
- skipping over R-2 = N/k-2 groups in the middle,
- rippling to the k-1 bits of most significant group and
- being assimilated in the *N-th* bit position to produce the sum  $S_N$ :

$$\Delta_{CSA} = (k - 1) \Delta_{rca} + (R - 2) \Delta_{SKIP} + (k - 1) \Delta_{rca}$$

$$= 2 (k - 1) \Delta_{rca} + (R - 2) \Delta_{SKIP}$$


$$= 2 (k - 1) \Delta_{rca} + (N/k - 2) \Delta_{SKIP}$$

$$\begin{split} \Delta_{\text{CSA}} &= (k-1) \, \Delta_{\text{rca}} + (R-2) \, \Delta_{\text{SKIP}} + (k-1) \, \Delta_{\text{rca}} \\ &= \, 2 \, (k-1) \, \Delta_{\text{rca}} + (R-2) \, \Delta_{\text{SKIP}} \\ &= \, 2 \, (k-1) \, \Delta_{\text{rca}} + (N/k-2) \, \Delta_{\text{SKIP}} \end{split}$$


Carry Skip Adder is faster than RCA at the expense of a few relatively simple modifications.


The delay is still linearly dependent on the size of the adder N, however this linear dependence is reduced by a factor of 1/k

 $N = R \cdot k$ 



## Design C (9) – When Cout1 = 1





High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry


If an arbitrary block generated a carry by itself,
The carry will always propagate to the next block
However, if the second block generates a carry itself,
Or kill the carry, then that is the end of the critical path

If the second block propagates the carry, then we see The advantage of the CSA architecture

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder

Χ	Υ		
0	0	K	Kill (=PG)
0	1	Р	Propagate
1	0	Р	Propagate
1	1	G	Generate




Unless the two FA's are in propagate mode, the transition of Cin does <u>not</u> affect the transition of Cout

Critical path – all FA's in propagate mode


Broken paths for any FA in other mode - kill mode, generate mode

https::/electronics.stackexchange.com/questions/21251/critical-path-for-carry-skip-adder


Χ	Υ		
0	0	K	Kill (=PG)
0	1	Р	Propagate
1	0	P	Propagate
1	1	G	Generate




#### Cases for Cout1 = 1



#### Cases for Cout1 = 1



#### Cases for Cout1 = 0



G

Generate

#### References

- [1] en.wikipedia.org
- [2] Parhami, "Computer Arithmetic Algorithms and Hardware Designs"