Exception Handlers

Copyright (c) 2022 - 2014 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice.

Based on

ARM System-on-Chip Architecture, 2nd ed, Steve Furber

Introduction to ARM Cortex-M Microcontrollers – Embedded Systems, Jonathan W. Valvano

Digital Design and Computer Architecture, D. M. Harris and S. L. Harris

ARM assembler in Raspberry Pi Roger Ferrer Ibáñez

https://thinkingeek.com/arm-assembler-raspberry-pi/


Finding the right handler

When an exception occurs, the hardware determines the source of the exception as a 3-bit number, which it uses to index the vector table (which starts in memory at address 0)

0x1c	FIQ
0x18	IRQ
0x14	(Reserved)
0x10	Data Abort
0x0c	Prefetch Abort
80x0	SWI
0x04	Undefined Instruction
0x00	Reset

http://www2.unb.ca/~owen/courses/2253-2017/slides/08-interrupts.pdf

Finding the right handler



Undef handler outside 32MB
Branch instruction range

SVC exception handler placed on Appropriate address boundary

IRQ handler within 32MB branch Instruction range

Literal pool containing address

Of undef handler

FIQ handler follows vector table

http://www2.unb.ca/~owen/courses/2253-2017/slides/08-interrupts.pdf

CPSR and SPSR's



Current Program Status Register (CPSR) Saved Program Status Register (SPSR)

To disable Interrupt (IRQ), set I

To disable Fast Interrupt (FIQ), set F

the T bit shows running in the Thumb state

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
6 contro	ol registers	SPSR_fiq	SPSR_irq	SPSR_svc	SPSR_abt	SPSR_und

https://www.sciencedirect.com/topics/computer-science/software-interrupt

SWI (Software Interrupt) Instruction Format



- the SWI instruction is used to enter Supervisor mode in a controlled manner.
- the instruction causes the <u>software interrupt trap</u> to be taken, which effects the mode change.
- the PC is then forced to a <u>fixed value</u> (0x08) and
- the CPSR is saved in SPSR svc.

 $SPSR_svc \leftarrow CPSR$

If the SWI vector address is suitably protected (by external memory management hardware) from modification by the user, a fully protected operating system may be constructed

https://iitd-plos.github.io/col718/ref/arm-instructionset.pdf

SWI (Software Interrupt) Assembly Instruction

SWI immed_8

immed_8 is a numeric expression evaluating to an integer in the range 0-255.

- The SWI instruction causes a SWI exception.
- the processor <u>state</u> changes to ARM,
- the processor <u>mode</u> changes to <u>Supervisor</u>,
- the CPSR is saved to the Supervisor Mode SPSR_svc, and
- execution branches to the SWI vector
- immed_8 is ignored by the processor.
- However, it is present in bits[7:0] of the instruction opcode.
- It can be retrieved by the exception handler to determine <u>what service</u> is being requested.
- this instruction does not affect the flags.

https://developer.arm.com/documentation/dui0068/b/Thumb-Instruction-Reference/Thumb-software-interrupt-and-breakpoint-instructions/SWI

SWI Number

the SWI number is determined by

SWI_Number = **SWI** instruction **AND NOT** (0xff000000)

Here the SWI instruction is the actual 32-bit SWI instruction executed by the processor.

https://www.sciencedirect.com/topics/computer-science/software-interrupt

Inverse operations on 4 types of stacks





Full Ascending Stack

Full Descending Stack







Empty Ascending Stack

Empty Descending Stack

STM and LDM at a Full Descending Stack






Suffix ^


must not be used in User mode or System mode.

If op is LDM and reglist contains the pc (r15), in addition to the normal multiple register transfer, the SPSR is *copied* into the CPSR.

This is for <u>returning</u> from <u>exception handlers</u>. Use this ^ suffix only from <u>exception modes</u>.

Otherwise, data is transferred <u>into</u> or <u>out of</u> the <u>User mode registers</u> instead of the <u>current mode registers</u>.





https://stackoverflow.com/questions/12091697/arm-instruction-meaning

Software Interrupts (1)

- 1) The SWI is invoked in the <u>user program</u> (either C or ASM). parameters may have been placed in <u>registers</u> before the SWI. the SWI number is embedded in the <u>SWI instruction</u> itself.
- The SWI vector is taken.
 This includes switch to SVC mode.
- 3) The vector points to a handler which is written in ASM. This is where the SWI number is extracted from the SWI instruction (by back-tracing through LR).

Optionally, parameters may be placed on the stack prior to calling a C handler.

If a C handler is <u>not</u> used, the parameters may be used directly from the <u>registers</u>.

Software Interrupts (2)


 Optionally, a C handler may be used to carry out the major part of the SWI processing.

in order to be able to pass the SWI number plus four other parameters to this C handler routine (more than we can usually pass in registers),

the SWI number is passed in a register together with a pointer to the other parameters which are placed on the stack prior to the call.

The C handler is a normal C function.

Software Interrupts (3)



User program invokes SWI SWI handler contain assembly part and optional C part

Software Interrupts (4)

- a SWI is called with an appropriate SWI number
 - SWI 0x24 for example
 - · SWI has now been <u>renamed</u> to SVC (RVDS 2.2 and later)
- calling a SWI when in supervisor mode will corrupt LR_svc
 - Solution: <u>push</u> LR_svc onto stack <u>before</u> calling the SWI
- parameters are passed in:
 - the SWI number e.g. for semihosting (for debugging) use 0x123456 (ARM) or 0xAB (Thumb)
 - · core registers

Software Interrupts (5)

on taking an exception,

ARM state is automatically entered

to return from an exception an ARM instruction is needed

exception handlers are usually written in ARM code.

Sometimes, it may be better

- the <u>main part</u> of an exception handler in <u>Thumb code</u>,
- entry and exit from the handler with an ARM code stub

better code density and also performance if running from narrow memory.

when <u>performance</u> is critical and the <u>exception handling code</u> can be located in <u>fast 32-bit wide memory</u>

eg. interrupt handlers.

this does apply generally to other exceptions, but SWIs are the most common one that you may want to use Thumb code in (e.g. for a large handler for OS calls)

Software Interrupts (6)

- the core provides <u>no mechanism</u> for <u>passing</u> the SWI number directly to the <u>handler</u>
- SWI handler must <u>extract</u>
 the comment field (the SWI number)
 from the SWI instruction itself
- to do this, the SWI handler must <u>determine</u> which state (ARM/Thumb) the SWI was <u>called</u> from
 - → Check the T bit in the SPSR The SWI instruction is at
 - · LR-4 for ARM state.
 - LR-2 for Thumb state

- To pass the parameters to a C handler, they are typically pushed on the stack
- Pass a pointer to those parameters to the C subroutine implementing the main body of the handler

Software Interrupts (6)

User
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13 (SP)
R14 (LR)
R15 (PC)
CPSR
CPSR

Supervisor R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 SP SVC LR svc = address of instruction following the SWI R15 (PC) = vectors + 0x08**CPSR** = SVC mode, I (mask IRQ interrupts) SPSR svc

http://www.cs.otago.ac.nz/cosc440/readings/arm-syscall.pdf

SWI Handler Example I (1)


Ir svc = address of instruction following the SWI

spsr svc = cpsr


pc = vectors + 0x08

cpsr mode = SVC

cpsr_I = 1 (mask IRQ interrupts)



To disable Interrupt (IRQ), set I
To disable Fast Interrupt (FIQ), set F
the T bit shows running in the Thumb state



https://www.sciencedirect.com/topics/computer-science/software-interrupt

SWI Handler Example I (2)

= nzcVqift USER cpsr

spsr = X

= 0x00008000рс

lr = 0x003fffff

r0 = 0x12

= nzcVqIft SVC cpsr

spsr = nzcVqift USER

= 0x00000008рс

= 0x00008004lr

r0 = 0x12

parameter R0 0x12

parameter

R0 0x12

0x00008000 SWI 0x123456

0x00008004

Vector Table

0x1c FIQ 0x18 IRQ

0x14 (Reserved) 0x10 Data Abort

0x0c Prefetch Abort

0x08 SWI

0x04 Undefined Inst


0x00 Reset

SWI number 0x123456 used by ARM toolkits as a debugging SWI.

https://www.sciencedirect.com/topics/computer-science/software-interrupt

SWI Handler Example I (3)

User program invokes SWI SWI handler contain assembly part and optional C part





SWI Handler Example I (4)

STMFD sp!, {r0-r12, lr}

in SVC mode


LDMFD sp!, {r0-r12, pc}^





R13 (SP_svc) R14 (LR_svc) R15 (PC)

SWI Handler Example I (5)



SWI Handler Example I (6)

An example of an SWI call with SWI number 0x123456, used by ARM toolkits as a debugging SWI.

SWI 0x123456

typically the **SWI** instruction is executed in user mode.

Since SWI instructions are used to <u>call</u> operating system routines, you need some form of parameter passing.

this is achieved using registers.

for example, register r0 is used to pass the parameter 0x12. the return values are also passed back via registers.

Code called the SWI handler is required to process the SWI call.

the handler <u>obtains</u> the <u>SWI number</u> using the <u>address</u> of the <u>executed SWI instruction</u>, which is calculated from the link register <u>Ir</u>.

R10 LR svc - #4

https://www.sciencedirect.com/topics/computer-science/software-interrupt

SWI Handler Example I (7)

```
SWI handler
     ; Store registers r0-r12 and link register
    STMFD sp!, {r0-r12, lr}
    : Read the SWI instruction
              r10, [lr, #-4]
    LDR
    ; Mask off top 8 bits
    BIC
              r10, r10, #0xff000000
    ; r10 – contains the SWI number
    BL
              service routine
    : return from SWI handler
    LDMFD sp!, {r0-r12, pc}^
```

the start of an SWI handler implementation.

- what SWI number is being called
- places that number into register r10.
- the load instruction first copies the complete SWI instruction into register r10.
- BIC masks off the top bits of the instruction, leaving the SWI number.
- assume the SWI has been called from ARM state.
- the number in register r10 is then used by the SWI handler to call the appropriate SWI service routine.

https://www.sciencedirect.com/topics/computer-science/software-interrupt

swi and swi_indirect

- In C, map a call to a function onto a SWI using the keyword "__swi"
 - pass up to 4 parameters in r0 r3
 - · <u>no</u> stack parameters because of the supervisor mode change
- using the keyword "__swi_indirect"
 - takes the number of the SWI to call as an <u>argument</u> in r12

Inline assembler SWI call

```
For a SWI returning <u>0 result</u> use:
void __swi(swi_num) swi_name(int arg1,..., int argn);
For example:
void swi(42) terminate proc(int procnum);
For a SWI returning <u>1 result</u>, use:
int __swi(swi_num) swi_name(int arg1,..., int argn);
For a SWI returning more than 1 result use:
struct { int res1,...,resn; }
__value_in_regs
```

https://developer.arm.com/documentation/dui0041/c/Babcigfa

Inline assembler SWI call

An indirect SWI that takes the number of the SWI to call as an <u>argument</u> in **r12**

```
int __swi_indirect(ind_num) swi_name(int real_num, int arg1, ... argn);
    ind_num : the SWI number used in the SWI instruction.
    real_num : the SWI number passed in r12 to the SWI handler.

int __swi_indirect(0) ioctl(int swino, int fn, void *argp);
ioctl(IOCTL+4, RESET, NULL);
It compiles to a SWI 0 with IOCTL+4 in r12.
Note that your system SWI handlers must support __swi_indirect.
```

https://developer.arm.com/documentation/dui0041/c/Babcigfa

SWI Handler Example II (1)

```
__swi(0x24) void my_swi (char *s);

void foo (void)
{
    my_swi("Hello world\n");
}
```

```
foo

STMFD sp!, {r4,lr}

LDR r0, =text

SWI 0x24

LDMFD sp!, {r4,pc}

...

text DCB "Hello world\n",0
```

```
In C, map a call to a function onto a SWI using the keyword "__swi"

· pass up to 4 parameters in r0 - r3


up to only four arguments

for swi functions.
```


Instead of using the user SP Design the handler interface.

```
The SWI number = 0x24
1 parameters in r0 = text
```

SWI Handler Example II (2)




SWI Handler Example II (3)



https://developer.arm.com/documentation/dui0041/c/Babcigfa

SWI Handler Example III (1)



SWI Handler Example III (1)

T_bit EQU 0x20

SWI Handler

```
STMFD sp!, {r0-r4,r12,lr}
MOV r1, sp
```

MRS r0, spsr STR r0, [sp, #-4]!

```
TST r0, #T_bit
LDRNEH r0, [lr,#-2]
BICNE r0, r0, #0xff00
```

LDREQ r0, [lr,#-4]

BICEQ r0, r0, #0xff000000

; r0 now contains SWI number

; **r1** now contains pointer to parameters on stack

BL C_SWI_Handler

LDR r1, [sp], #4
MSR spsr_csxf, r1

LDMFD sp!, {r0-r4,r12,pc}^

SWI Handler Example III (2)

T_bit EQU 0x20

SWI Handler

STMFD	sp!,	{r0-r4,r12,lr}	Stack registers, and set pointer to parameters
MOV	r1,	sp	
MRS	r0,	spsr	Get spsr and store onto stack
STR	r0,	[sp, #-4]!	
TST	r0,	#T_bit	Extract comment field (24 bits if called from ARM, 8 bits if called from Thumb)
LDRNEH	r0,	[lr,#-2]	
BICNE	r0,	r0, #0xff00	
LDREQ	r0,	[lr,#-4]	
BICEQ	r0,	r0, #0xff000000	

SWI Handler Example III (3)

```
; r0 now contains SWI number
```

; **r1** now contains pointer to parameters on **stack**

BL	C_SWI_Handler	Call 2nd level SWI handler C code
LDR	r1, [sp], #4	OWI Harrarer o code
MSR	spsr_csxf, r1	Restore registers
LDMFD	sp!, {r0-r4,r12,pc}^	and return

SWI Handler Example III (4)

```
the passing back of parameters
If the C handler modifies the parameters on the stack,
these modified values will be passed back
to the invocation in r0-r3
Example C handler:
int C_SWI_Handler(int swinum, int * params)
  switch(swinum)
  case 0:
   return writechar(params[0], params[1]);
   break;
  case 1:
   return readchar(params[0]);
   break:
  return -1;
```

Reset

The operations carried out by a Reset handler depend upon the system in question

for example it may:

- Set up exception vectors
- Initialize the memory system (e.g. MMU/PU)
- Initialize all required processor mode stacks and registers
- Initialize variables required by C
- Initialize any critical I/O devices
- Enable interrupts
- Change processor mode and/or state
- Call the main application

Unlike the other exception handlers, there should be <u>no need</u> to 'return' from the Reset handler as it should call your main application.

Undefined Instruction (1)

an Undefined Instruction exception can occur if:

- The ARM tries to execute a real undefined instruction
- The ARM encounters a coprocessor instruction for which the appropriate coprocessor hardware does <u>not exist</u> in the system.
- The ARM encounters a coprocessor instruction for which the appropriate coprocessor hardware exists, but has not been enabled
- The ARM encounters a coprocessor instruction for which the appropriate coprocessor does exist but rejects the instruction because the ARM is not in a privileged mode.
- For example access to cp15 the system control coprocessor
 Other privileged instructions

Prefetch and Data Aborts

A prefetch abort indicates a failed instruction fetch

- tagged as aborting when the fetch occurs;
 abort only taken if instruction reaches the execute stage of the pipeline
- a data abort indicates a failed data access
- load/store between the core and memory system
- internal aborts are those from the core itself the MMU/MPU
- MMU faults may indicate you need to take corrective action and re-execute the appropriate instruction
- external aborts are those from the memory system
 - may indicate a hardware fault
 - could be an attempted access to non-existent memory

Abort Handlers (1)

- when an abort happens depends on the system
 - in a <u>simple</u> system <u>without</u> any memory management,
 this usually indicates a serious error (e.g. hardware fault, code bug)
 - With memory management, you may need to
 - identify the cause of the abort
 - and take corrective action.
 - for example:
 - <u>allocate</u> more memory for a process
 - <u>load</u> a new page of code or data which the process was trying to access
 - terminate the process if it did not have permission to access the aborting address
- ARM7TDMI family devices have a different abort model see appendix
- for a prefetch abort, the offending instruction is at LR abt 4
- for a data abort, the offending instruction is usually at LR_abt 8
- However, use MMU to find the faulting address
- Instruction may not be at Ir 8 if it is an imprecise abort

Undefined Instruction (2)

Coprocessors may need to be enabled via cp15 register 1, opcode2 = 4

In the case of the non-existent coprocessor, it is possible to write an undefined instruction handler which emulates that coprocessor in software.

An emulator can examine the instruction to see if it is one it can emulate.

If bits 27-24 = 1110 or 110x then the instruction is a coprocessor instruction.

Can then extract bits 8-11 which define which coprocessor should deal with this instruction.

If this emulator is the correct one, then process the instruction and return to the application.

Undefined Instruction (2)

This is the way that floating point used to be done on the ARM before the introduction of the floating point library.

Floating point would either be implemented in hardware, FPA - Floating Point Accelerator, as used by ARM7500FE, or in software using a Floating Point Emulator.

In reality the FPA actually used a combination of hardware coprocessor for the common cases and software emulation for the rare cases.

VFP10 (for use with ARM1020T) also uses this combined hardware/software approach for implementing floating point as coprocessor instructions.

The "Return Address"

The way the return address is set comes from the ARM7 pipeline Newer cores have the same effective behaviour for backwards-compatibility

In ARM state:

- Upon exception occurring the core sets LR_mode = PC 4
- Handler may need to <u>adjust LR_mode</u>
 (depending on the exception which occurred)
 to return to the correct address

In Thumb state:

- The address stored in LR_mode is <u>amended automatically</u> by the processor depending upon the exception that has occurred
- This ensures the ARM return instruction from the handler will return to the correct address (and to the correct state), regardless of the state that was current when the exception occurred

Handler entry and exit code summary

SWI / Undef	FIQ / IRQ	Prefetch Abort	Data Abort
SWI PC-8 Inst1 PC-4 Inst2 PC	inst0 PC-12 Inst1 PC-8 <<< Inst2 PC-4 Inst3 PC	inst0 PC-8 <<< inst1 PC-4 inst2 PC	inst0 PC-12 <<< inst1 PC-8 inst2 PC-4 inst3 PC inst4 PC+4

Return instruction (1) SWI and Undef

Exception handler <u>called</u>, in effect, <u>by instruction</u> itself.

Thus PC has <u>not</u> been updated at the point that LR is calculated

	ARM	Thumb	
SWI	PC-8	PC-4	Exception taken here
inst1	PC-4	PC-2	LR = next instruction
inst2	PC	PC	

Return instruction

```
MOVS pc,lr
```

• Note: the arrow denotes instruction to execute after return from exception

Return instruction (2) FIQs and IRQs

Exception handler <u>called</u> <u>after</u> instruction has finished executing.

Thus PC has been <u>updated</u> at the point LR is calculated

	ARM	Thumb	
inst0	PC - 12	PC - 6	Interrupt occurred during execution
inst1	PC - 8	PC - 4	
inst2	PC - 4	PC - 2	ARM Ir = next instruction
inst3	PC	PC	Thumb Ir = two instructions ahead

Return instruction

Note: the arrow denotes instruction to execute after return from exception

Return instruction (3) Prefetch Aborts

- Exception taken when instruction reaches execute stage of pipeline.
 Thus PC has not been updated at the point LR is calculated
- Need to attempt re-execution of the instruction which caused the abort

	ARM	Thumb	
inst0	PC – 8	PC - 4	Prefetch Abort occurred here
inst1	PC – 4	PC - 2	ARM Ir = next instruction
inst2	PC	PC	Thumb Ir = two instructions ahead

Return instruction

```
SUBS pc,lr,#4
```

• Note: the arrow denotes instruction to execute after return from exception

Return instruction (4) Data Aborts

- Exception taken (and LR calculated) after PC has been <u>updated</u>
- Need to attempt re-execution of instruction which caused the abort

	ARM	Thumb	
inst0	PC - 12	PC - 6	Data abort occurred here
inst1	PC - 8	PC - 4	
inst2	PC - 4	PC - 2	ARM Ir = two instructions ahead
inst3	PC	PC	
inst4	PC + 4	PC + 2	Thumb Ir = four instructions ahead

Return instruction

Note: the arrow denotes instruction to execute after return from exception

Returning from (1) SWI and Undef

The SWI and Undefined Instruction exceptions are generated by the instruction itself, so the program counter is not updated when the exception is taken.

The processor stores (pc - 4) in lr_ mode.

This makes lr_mode point to the next instruction to be executed.

Returning from (2) FIQs and IRQs

After executing each instruction, the processor checks to see whether the interrupt pins are LOW and whether the interrupt disable bits in the CPSR are clear. As a result, IRQ or FIQ exceptions are generated only after the program counter has been updated. The processor stores (pc - 4) in Ir_mode. This makes Ir_mode point one instruction beyond the end of the instruction in which the exception occurred.

When the handler has finished, execution must continue from the instruction prior to the one pointed to by lr_mode. The address to continue from is one word (four bytes) less than that in lr_mode,

Returning from (3) Prefetch Aborts

If the processor attempts to fetch an instruction from an illegal address, the instruction is flagged as invalid. Instructions already in the pipeline continue to execute until the invalid instruction is reached, at which point a Prefetch Abort is generated.

The exception handler loads the unmapped instruction into physical memory and uses the MMU, if there is one, to map the virtual memory location into the physical one.

The handler must then return to retry the instruction that caused the exception.

The instruction should now load and execute.

Because the program counter is not updated at the time the prefetch abort is issued,

Ir_ABT points to the instruction following the one that caused the exception.

ttp://s3-us-west-2.amazonaws.com/valpont/uploads/20160326012043/Exception_handling.pd

Returning from (4) Data Aborts

When a load or store instruction tries to access memory, the program counter has been updated. The stored value of (pc - 4) in Ir_ABT points to the second instruction beyond the address where the exception occurred. When the MMU, if present, has mapped the appropriate address into physical memory, the handler should return to the original, aborted instruction so that a second attempt can be made to execute it. The return address is therefore two words (eight bytes) less than that in Ir_ABT,

Handler entry and exit code (1) SWI and Undef

Restoring the program counter from the **Ir** with:

```
MOVS pc, lr
```

returns control from the handler.

The handler entry and exit code to stack the return address and pop it on return is:

```
STMFD sp!,{reglist,lr}
```

;...

LDMFD sp!,{reglist,pc}^

Handler entry and exit code (2) FIQs and IRQs

so the return instruction is:

```
SUBS pc, lr, #4
```

The handler entry and exit code to stack the return address and pop it on return is:

```
SUB | lr,lr,#4 | sp!,{reglist,lr} | ... | LDMFD | sp!,{reglist,pc}^
```

Handler entry and exit code (3) Prefetch Aborts

The handler must return to Ir_ABT - 4 with:

```
SUBS pc,lr, #4
```

The handler entry and exit code to stack the return address and pop it on return is:

```
SUB lr,lr,#4
STMFD sp!,{reglist,lr}
....
```

LDMFD sp!,{reglist,pc}^

Handler entry and exit code (4) Data Aborts

making the return instruction:

```
SUBS pc, lr, #8
```

The handler entry and exit code to stack the return address and pop it on return is:

```
SUB lr,lr,#8
```

STMFD sp!,{reglist,lr}

;..

LDMFD sp!,{reglist,pc}^

Handler entry and exit code summary

SWI / Undef	FIQ / IRQ	Prefetch Abort	Data Abort
MOVS pc, Ir	SUBS pc, lr, #4	SUBS pc, lr, #4	SUBS pc, lr, #8
STMFD sp!, {reglist,lr}; LDMFD sp!, {reglist,pc}^	SUB lr, lr,#4 sp!, {reglist,lr} ; LDMFD sp!, {reglist,pc}^	SUB lr, lr,#4 sp!, {reglist,lr} ; LDMFD sp!, {reglist,pc}^	SUB lr, lr,#8 STMFD sp!, {reglist,lr} ; LDMFD sp!, {reglist,pc}^

The Abort model

Many ARM memory access instructions cause the base register to be updated e.g.

```
LDR r0,[r1,#8]!
```

causes r1 to be updated

- If the memory access results in a data abort, the effect on the base register is
- dependent on the particular ARM core in use
- "Base Restored Abort Model"
- Supported by StrongARM, ARM9 and ARM10, ARM11 and later families
- Base register is restored automatically by the ARM core
- "Base Updated Abort Model"
- Supported by ARM7TDMI family
- Base register may have to be restored by the handler before instruction can be re-executed
- Example code for both models is included in RVDS examples directory

Install an exception handler – Method I

```
Vector Init Block
    b
        Reset Addr
    b
         Undefined Addr
         SWI Addr
    b
         Prefetch Addr
         Abort Addr
    NOP
                       ;Reserved vector
         IRQ Addr
    b
    b
         FIQ Addr
Reset Addr
Undefined Addr
SWI Addr
                  . . .
Prefetch Addr
Abort_Addr
IRQ Addr
FIQ Addr
                  . . .
```

http://osnet.cs.nchu.edu.tw/powpoint/Embedded94_1/Chapter%207%20ARM%20Exceptions.pdf

Install an exception handler – Method II

```
Vector Init Block
```

LDR PC, Reset Addr

LDR PC, Undefined Addr

LDR PC, SWI Addr

LDR PC, Prefetch_Addr

LDR PC, Abort Addr

NOP ;Reserved vector

LDR PC, IRQ_Addr

LDR PC, FIQ Addr

Reset Addr DCD Start Boot

Undefined_Addr DCD Undefined_Handler

SWI Addr DCD SWI Handler

Prefetch_Addr DCD Prefetch_Handler

Abort_Addr DCD Abort_Handler

DCD 0 ;Reserved vector

IRQ_Addr DCD IRQ_Handler FIQ_Addr DCD FIQ_Handler

http://osnet.cs.nchu.edu.tw/powpoint/Embedded94_1/Chapter%207%20ARM%20Exceptions.pdf

References

- [1] http://wiki.osdev.org/ARM_RaspberryPi_Tutorial_C
- [2] http://blog.bobuhiro11.net/2014/01-13-baremetal.html
- [3] http://www.valvers.com/open-software/raspberry-pi/
- [4] https://www.cl.cam.ac.uk/projects/raspberrypi/tutorials/os/downloads.html