FlipFlop Timing (3D)

Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

FF Timing (Ideal)







FF Timing (Delay)



FF Timing (Delay)







Clock Skew



Path Delay


D3:0
Q3:0
delay due to combinational blocks
D3:0
Q3:0


D3:0
4
Q3:0
4
D3:0
4
Q3:0
4

Setup & Hold Time (1)



Inputs with delays

Output with a delay



Setup & Hold Time (2)



Clock Gating





Register Timing

NOR-based SR Latch



References

[1] http://en.wikipedia.org/
[2] http://planetmath.org/
[3] M.L. Boas, “Mathematical Methods in the Physical Sciences”