# HW / SW Implementation Overview (0A)

Copyright (c) 2013 - 2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

### **HW** Implementation

ASIC (Application Specific Integrated Circuit)



mask

#### NAND Gate



### **SW Implementation**



5

# **OS Kernel**

- Process Management
- Multitasking
- Interrupts
- Modes
- Memory Management
- Virtual Memory
- Disk access
- File System
- Device Drivers



#### Interrupt

Asynchronous





#### **Interrupt and Parallelism**



#### Timer & Interrupt



### Multi-tasking

- Time Slice
- Time Sharing
- Round Robin Scheduling
- Context Switching



- read from port address
- write to port address

• write to port direction register



## HW (ASIC) & SW Implementations



### **FPGA** Architecture

#### A Logic Block



A Configurable Interconnection



#### FPGA (Field Programmable Gate Array)



HW SW Implementation Overview (0A)

### **Implementing Boolean Functions**



A Logic Block



Combinational Logic

# **Configuring Logic Blocks**

#### A Logic Block





# **Configuring Interconnections**





HW SW Implementation Overview (0A)

### HW (FPGA) Implementations



# HW (FPGA) & SW Implementations



#### References

- [1] http://en.wikipedia.org/
- [2] D.M. Harris, S. L. Harris, "Digital Design and Computer Architecture"