FPGA Carry Select Adder (1B)

- Carry Select
-

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Fast Carry Logc

Carry Select Adder
Carry Lookahead Adder
    Brent-Kung
Variable Block
Ripple Carry Adder

https://en.wikipedia.org/wiki/Carry-lookahead_adder

Fast Carry Logic



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

FPGA Carry Chain Cell





$$Cout_i = (Cout_{i-1} \cdot C1_i) + (\overline{Cout_{i-1}} \cdot C0_i)$$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

FPGA Carry Chain Cell





$$Cout_i = (Cout_{i-1} \cdot C1_i) + (\overline{Cout_{i-1}} \cdot C0_i)$$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Design C



(1 for mux1, 1 for mux2, 1 in mux4)

delay of 2n+2 for an n-bit ripple carry chain

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

FPGA Carry Chain Cell



$$Cout_i = (Cout_{i-1} \cdot C1_i) + (\overline{Cout_{i-1}} \cdot C0_i)$$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Cout using C1, C0, Cin

X	Y	C1	C0	
0	0	0	0	$\overline{X}\,\overline{Y}$
0	1	1	0	$\overline{X}\,Y$
1	0	1	0	$X\,\overline{Y}$
1	1	1	1	$X\,Y$

$C1 = X + Y$

$C0 = X \cdot Y$

C1	C0		Name
0	0	0	Kill
0	1	$\overline{Cin}$	Inverse Propagate
1	0	Cin	Propagate
1	1	1	Generate

$Cout = (Cin \cdot C1) + (\overline{Cin} \cdot C0)$

$(Cin \cdot C1) = Cin \cdot (\overline{X}\,Y + X\,\overline{Y} + X\,Y)$ → *propagate Cin*

$(\overline{Cin} \cdot C0) = \overline{Cin} \cdot X\,Y$ → *generate a new carry*

X	Y	Cin	Cout
0	0	0	0
0	1	0	0
1	0	0	0
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	1
1	1	1	1



$= (Cin \cdot C1) + (\overline{Cin} \cdot C0)$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Ripple Carry Structure

A **Carry Select** **carry chain** structure
for use in FPGAs

the carry computation
for the first two cells is performed
with the simple **ripple-carry** structure
implemented by mux1

$$Cout = (Cin \cdot C1) + (\overline{Cin} \cdot C0)$$



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

The 1st Carry Select Structure

A **Carry Select** **carry chain** structure
for use in FPGAs

the carry computation
for the first two cells is performed
with the simple **ripple-carry** structure
implemented by mux1



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

The 2nd Carry Select Structure (1)

A **Carry Select** **carry chain** structure
for use in FPGAs

For cell2 and cell3 we use
two **ripple carry adders**,

with one adder (mux2)
assuming the Cin is **true**,

and the other (mux3)
assuming the Cin is **false**

Then mux4 and mux5 pick
between these two adders' outputs
based on the actual Cin coming from mux1.



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

The 2nd Carry Select Structure (2)



true Cin

$(C1\,C1_2 + C0_3\overline{C1_2})Cin$



false Cin

$(C1_3\,C0_2 + C0_3\overline{C0_2})Cin$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

The 2nd Carry Select Structure (3)



true Cin

$(C1\,C1_2 + C0_3\overline{C1_2})Cin$



false Cin

$(C1_3\,C0_2 + C0_3\overline{C0_2})Cin$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

The 3rd Carry Select Structure (1)

Similarly, cell4, cell5, cell6 have

two ripple carry adders
mux6 & mux7 for a Cin of 1
mux8 & mux9 for a Cin of 0

with output muxes (mux10, mux11, mux12)
deciding between the two
based upon the actual Cin (from mux5).



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

The 3rd Carry Select Structure (2)



true Cin



false Cin

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

The 4th Carry Select Structure

Subsequent stages will continue
to grow in length by one,

with cells7, cell8, cell9, cell10
in one block,

cell11, cell12, cell13, cell14, cell15
in another,
and so on.



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

The 5th Carry Select Structure



Subsequent stages will continue
to grow in length by one,

cell11, cell12, cell13, cell14, cell15
in another,
and so on.

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Two ripple carry structure



$$C1 = \overline{X}\,Y + X\,\overline{Y} + X\,Y \qquad C0 = X\,Y$$

$$\overline{C1} = \overline{X}\,\overline{Y} \qquad \overline{C0} = \overline{X}\,Y + X\,\overline{Y} + \overline{X}\,\overline{Y}$$

$$= (Cout_2 \cdot C1_3) + (\overline{Cout_2} \cdot C0_3)$$

$$= (Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2)$$

$$= (Cout_0 \cdot C1_1) + (\overline{Cout_0} \cdot C0_1)$$

$$Cout_3 = (Cout_1 \cdot (C1_3 \cdot C1_2 + C0_3 \cdot \overline{C1_2})) + (\overline{Cout_1} \cdot (C1_3 \cdot C0_2 + C0_3 \cdot \overline{C0_2}))$$

$$= (Cout_1 \cdot (C1_3 \cdot (\bar{X}_2 Y_2 + X_2 \bar{Y}_2 + X_2 Y_2) + C0_3 \cdot \bar{X}_2 \bar{Y}_2)) + (\overline{Cout_1} \cdot (C1_3 \cdot X_2 Y_2 + C0_3 \cdot (\bar{X}_2 Y_2 + X_2 \bar{Y}_2 + \bar{X}_2 \bar{Y}_2)))$$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

$Cout_3$ in terms of $Cout_1$



$$Cout_2 = (Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2)$$

$$Cout_3 = (Cout_2 \cdot C1_3) + (\overline{Cout_2} \cdot C0_3)$$

$$= (((Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2)) \cdot C1_3)$$

$$+ (\overline{((Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2))} \cdot C0_3)$$

$$(((Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2)) \cdot C1_3)$$
$$= (C1_3 C1_2 Cout_1 + C1_3 C0_2 \overline{Cout_1})$$

$$(\overline{((Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2))} \cdot C0_3)$$
$$= (C0_3 \overline{C1_2} Cout_1 + C0_3 \overline{C0_2}\ \overline{Cout_1})$$

$$(C1_3 C1_2 + C0_3 \overline{C1_2}) Cout_1 + (C1_3 C0_2 + C0_3 \overline{C0_2}) \overline{Cout_1}$$

$$C1 = \overline{X}Y + X\overline{Y} + XY \qquad C0 = XY$$

$$\overline{C1} = \overline{X}\,\overline{Y} \qquad \overline{C0} = \overline{X}Y + X\overline{Y} + \overline{X}\,\overline{Y}$$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Two mutually exclusive cases $Cout_1$ and $\overline{Cout_1}$

$$Cout_2 = (Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2)$$

$$Cout_3 = (Cout_2 \cdot C1_3) + (\overline{Cout_2} \cdot C0_3)$$

$$= (((Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2)) \cdot C1_3)$$

$$+ (\overline{((Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2))} \cdot C0_3)$$

$$\Rightarrow = (C1_2 Cout_1 + C0_2 \overline{Cout_1}) \cdot C1_3$$

$$= (\overline{C1_2} Cout_1 + \overline{C0_2}\,\overline{Cout_1}) \cdot C0_3$$

$\overline{((Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2))}$ *means*

$((Cout_1 \cdot C1_2) + (\overline{Cout_1} \cdot C0_2))$ *is false*

$((Cout_1 \cdot C1_2)) = F \ \wedge \ ((\overline{Cout_1} \cdot C0_2)) = F$

Two mutually exclusive cases

when $Cout_1$ *is true*

$C1_2$ *must be false*

because $(Cout_1 \cdot C1_2)$ *must be false*

⇒ *therefore* $(\overline{C1_2} Cout_1)$

when $\overline{Cout_1}$ *is true*

$C0_2$ *must be false*

because $(\overline{Cout_1} \cdot C0_2)$ *must be false*

⇒ *therefore* $(\overline{C0_2}\,\overline{Cout_1})$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

When $Cout_1$ and $\overline{Cout_1}$



when $Cout_1$ *is true*

$(C1_3\,C1_2 + C0_3\overline{C1_2})Cout_1$



when $\overline{Cout_1}$ *is true*

$(C1_3\,C0_2 + C0_3\overline{C0_2})\overline{Cout_1}$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

When $C1_2 \cdot C0_2$ and $\overline{C1_2} \cdot \overline{C0_2}$





when $C1_2 \cdot C0_2$ *Generate*

$(C1_3\, C1_2)Cout_1 + (C1_3\, C0_2)\overline{Cout_1}$

when $\overline{C1_2} \cdot \overline{C0_2}$ *Kill*

$(C0_3\, \overline{C1_2})Cout_1 + (C0_3\, \overline{C0_2})\overline{Cout_1}$

$(C1_3\, C1_2 + C0_3\, \overline{C1_2})Cout_1 + (C1_3\, C0_2 + C0_3\, \overline{C0_2})\overline{Cout_1}$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

When Cout1 = 1





$$C1_3 \cdot C1_2 \cdot Cout_1$$

P P
P G
G P
G G

$$C0_3 \cdot \overline{C1_2} \cdot Cout_1$$

G $\overline{P}\overline{G}$

P = X ⊕ Y

G = X · Y

C1 = P + G

C0 = G

when $Cout_1$ *is true* $(C1_3\,C1_2 + C0_3\overline{C1_2})Cout_1$

X	Y	C1	C0	
0	0	0	0	$\overline{X}\,\overline{Y}$
0	1	1	0	$\overline{X}\,Y$
1	0	1	0	$X\,\overline{Y}$
1	1	1	1	$X\,Y$

$C1 = X + Y$ $\quad$ $C0 = X \cdot Y$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

When Cout1 = 0



$$C1_3 \cdot C0_2 \cdot \overline{Cout}_1$$

P G
G G

$$C0_3 \cdot \overline{C0}_2 \cdot \overline{Cout}_1$$

P $\overline{PG}$
P P

P = X ⊕ Y

G = X · Y

C1 = P + G

C0 = G



when $\overline{Cout}_1$ *is true*

$(C1_3 C0_2 + C0_3\overline{C0}_2)\overline{Cout}_1$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Generate and Kill conditions

$C1_3 \cdot C1_2 \cdot Cout_1$

P P
P G
G P
G G

$C1_3 \cdot C0_2 \cdot \overline{Cout}_1$

P G
G G

$C0_3 \cdot \overline{C1}_2 \cdot Cout_1$

G $\overline{PG}$

$C0_3 \cdot \overline{C0}_2 \cdot \overline{Cout}_1$

P $\overline{PG}$
P P

$(C1_3\, C1_2 + C0_3 \overline{C1}_2) Cout_1 + (C1_3\, C0_2 + C0_3 \overline{C0}_2) \overline{Cout}_1$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Propagate, Generate, and Kill conditions

$\overline{P}$	$\overline{G}$	C1	C0		Name
		0	0	0	Kill
0	1	0	1	$\overline{Cin}$	Inverse Propagate
P	0	1	0	Cin	Propagate
0	G	1	1	1	Generate

$\overline{C1} = \bar{X}\,\bar{Y}$	$\overline{C0} = \bar{X}\,Y + X\,\bar{Y} + \bar{X}\,\bar{Y}$	$\overline{C1}\,\overline{C0}$	$\bar{X}\,\bar{Y}$	*Kill*
$\overline{C1} = \bar{X}\,\bar{Y}$	$C0 = X\,Y$	$\overline{C1}\,C0$		
$C1 = \bar{X}\,Y + X\,\bar{Y} + X\,Y$	$\overline{C0} = \bar{X}\,Y + X\,\bar{Y} + \bar{X}\,\bar{Y}$	$C1\,\overline{C0}$	$\bar{X}\,Y + X\,\bar{Y}$	*Propagate*
$C1 = \bar{X}\,Y + X\,\bar{Y} + X\,Y$	$C0 = X\,Y$	$C1\,C0$	$X\,Y$	*Generate*

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Generate conditions

when $C1_2 \cdot C0_2$ *Generate*

$(C1_3\, C1_2)Cout_1 + (C1_3\, C0_2)\overline{Cout}_1$





High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

$Cout_1$

Propagate and Kill conditions

when $C1_2 \cdot \overline{C0_2}$ *Propagate*

$(C1_3\, C1_2)Cout_1 + (C1_3\, C0_2)\overline{Cout_1}$

when $\overline{C1_2} \cdot \overline{C0_2}$ *Kill*

$(C0_3\, \overline{C1_2})Cout_1 + (C0_3\, \overline{C0_2})\overline{Cout_1}$





High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Carry Chain Resource

A carry chain resource may span
the entire height of a column in the FPGA,
but a mapping to the logic may use
only a small portion of this chain,
with the carry logic in the mapping
starting and ending
at arbitrary points in the column

Must consider

- the **carry delay** from the first
  to the last position in a carry chain,
- the delay for a **carry computation**
  beginning at any point within this column.

For example,
even though the FPGA architecture may
provide support for
carry chains of up to 32 bits,
it must also efficiently support
8 bit **carry computations** placed
at any point within this carry chain resource

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Carry Select (1)

Carry Select

the problem with a ripple carry structure is that
the **computation** of the **Cout** for bit position **i**
cannot begin until after the **computation** has been
completed in bit positions **0 .. i-1**

A **carry select** structure overcomes this limitation

the main observation is that
for any bit position,
the only information it received
from the previous bit positions is its **Cin** signal,
which can be either **true** or **false**.

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Carry Select (2)

In a carry select adder
the **carry chain** is broken at a specific column,
and two separate additions occur

one for the **true** Cin signal
the other for the **false** Cin signal

These computations can take place before
the completion of the previous columns,
since they do not depend on
the actual value of the Cin signal

This Cin signal is instead used to determine
which adder's outputs should be used

if the Cin signal is **true**, the output of the following
stages comes from the adder that assumed
that the Cin would be **true**

likewise, a **false** Cin chooses the other adder's output

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

Carry Select (3)

This splitting of the **carry chain**
can be done multiple times,
breaking the computation
into several pairs of **short adders**
with output muxes choosing
which adder's output to **select**

the length of the adders and
the breakpoint are carefully chosen
such that the **small adders** finish computation
just as their Cin signals become available

Short adders handle the low-order bits,
and the adder length is increased
further along the carry chain,
since later computations have more time
until their Cin signal is available

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry