

ISA Assembler Format (4C)

Coprocessor Instructions

Copyright (c) 2014 - 2019 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice.

Based on

ARM System-on-Chip Architecture, 2nd ed, Steve Furber

Coprocessor Instruction

Coprocessor Data Transfers

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn, <offset>] {!}

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn], <offset>

Coprocessor Data Operations

CDP {<cond>} <CP#>, <Cop1>, CRd, CRn, CRm {, <Cop2>}

Coprocessor Register Transfers

MRC {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm {, <Cop2>}

MCR {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm {, <Cop2>}

Coprocessor Instruction Mnemonics

L D C
L o a d coprocessor

Load data from the memory
into a coprocessor register

**CRd, [Rn, <offset>] {!}
CRd, [Rn], <offset>**

S T C
S t o r e coprocessor

Store data from a coprocessor register
to the memory

CRd, CRn, CRm

C D P
coprocessor Data Processing

Perform an operation over
CRd and CRm and place
the result in CRd

M R ← C
Move Reg coprocessor

command to get some data
from a coprocessor

Rd, CRn, CRm

M C ← R
Move coprocessor Reg

command to pass some data
to a coprocessor

Coprocessor Instruction Encodings

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond		1	1	0	P	U	N	W	L	Rn				CRd			CP#		Offset							(12)					
cond		1	1	1	0	CP Opc			CRn			CRd			CP#		CP	0	CRm		(13)										
cond		1	1	1	0	CP Opc			L	CRn			Rd			CP#		CP	1	CRm		(14)									

Coprocessor Data Transfers

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn, <offset>] {!}

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn], <offset>

Coprocessor Data Operations

CDP {<cond>} <CP#>, <Cop1>, CRd, CRn, CRm {, <Cop2>}

Coprocessor Register Transfers

MRC {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm {, <Cop2>}

MCR {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm {, <Cop2>}




ARM Coprocessor Instruction Fields

<CP#>	Coprocessor number	
<Cop1>	Coprocessor operation 1	<CP Opc>
<Cop2>	Coprocessor operation 2	<CP>
CRd	Coprocessor Rd	
CRn	Coprocessor Rn	
CRm	Coprocessor Rm	

CP# : identifies a coprocessor (a number in [0, 15])
a coprocessor will ignore any instruction
that has an incorrect CP#

CP Opc (Cop1) and possible the **CP (Cop2)**:
specified what operation the coprocessor should perform
on the contents of **CRn** and **CRm**, and place the result in **CRd**.

Coprocessor Access Fields



P Pre/Post Index
U Up/Down
N Transfer Length
W Write-back (auto-index)
L Load/Store

N (= L flag in assembler)

CP# 4-bit Coprocessor number
COpc 4/3-bit Coprocessor OP Code
CP 3-bit Coprocessor Information
CRd 4-bit Coprocessor Rd
CRn 4-bit Coprocessor Rn
CRm 4-bit Coprocessor Rm
Rn 4-bit Base Reg
Rd 4-bit Destination Reg

ARM Access Fields



Coprocessor Data Transfer

CRd ::= [Rn,Offset]; CRd ::= [Rn], Offset

(12)



Coprocessor Data Operation

CRd ::= CRn <CP Opc, CP> CRm

(13)



Coprocessor Register Transfer

Rd ::= CRn <CP Opc, CP> CRm

(14)

L=0 Store to memory

L=1 Load from memory

N=0 Short Transfer

N=1 Long Transfer

STC MCR

LDC MRC

with L flag in assembler

Coprocessor Data Transfers

Preindex Coprocessor Data Transfer

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn, <offset>] {!}

Postindex Coprocessor Data Transfer

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn], <offset>

CP# : identifies a coprocessor (a number in [0, 15])
a coprocessor will ignore any instruction
that has an incorrect CP#

The **CRd** field and the **N bit field in the encoding**
contain information which may be interpreted in different ways
by different coprocessors,

CRd is the register to be transferred (the first register)

N bit selects **transfer length** options.


N=0 the transfer of a single register :: when **L** is present (long transfer)

N=1 the transfer of all the registers for context switching. :: otherwise

Pre-indexing and Post-indexing Coprocessor Instructions

CRd, [**Rn**, <offset>]
CRd, [**Rn**, <offset>] !
CRd, [**Rn**], <offset>

pre-indexed
pre-indexed with autoindex
post-indexed




Pre-indexing and Post-indexing Coprocessor Instructions

Coprocessor Data Transfers

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn, <offset>] {!}

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn], <offset>



Coprocessor Data Transfers – Preindex

Preindex Coprocessor Data Transfer

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn, <offset>] {!}

CP# : Coprocessor Number

LDC | STC <CP#>, CRd, [Rn, <offset>]

LDC | STC <cond> <CP#>, CRd, [Rn, <offset>]

LDC | STC <CP#>, CRd, [Rn, <offset>] !

LDC | STC <cond> <CP#>, CRd, [Rn, <offset>] !

LDC | STC L <CP#>, CRd, [Rn, <offset>]

LDC | STC <cond> L <CP#>, CRd, [Rn, <offset>]

LDC | STC L <CP#>, CRd, [Rn, <offset>] !

LDC | STC <cond> L <CP#>, CRd, [Rn, <offset>] !

Coprocessor Data Transfers – Postindex

Postindex Coprocessor Data Transfer

LDC | STC {<cond>} {L} <CP#>, CRd, [Rn], <offset>

CP# : Coprocessor Number

LDC | STC <CP#>, CRd, [Rn], <offset>
LDC | STC <cond> <CP#>, CRd, [Rn], <offset>
LDC | STC L <CP#>, CRd, [Rn], <offset>
LDC | STC <cond> L <CP#>, CRd, [Rn], <offset>
LDC | STC <CP#>, CRd, [Rn], <offset> !
LDC | STC <cond> <CP#>, CRd, [Rn], <offset> !
LDC | STC L <CP#>, CRd, [Rn], <offset> !
LDC | STC <cond> L <CP#>, CRd, [Rn], <offset> !

Coprocessor Data Operations

Coprocessor Data Processing Operations

CDP {<cond>} <CP#>, <Cop1>, CRd, CRn, CRm

CDP {<cond>} <CP#>, <Cop1>, CRd, CRn, CRm, <Cop2>

CP# : identifies a coprocessor (a number in [0, 15])
a coprocessor will ignore any instruction
that has an incorrect CP#

CP Opc (Cop1) and possible the **CP (Cop2)**:
specified what operation the coprocessor should perform
on the contents of **CRn** and **CRm**, and place the result in **CRd**.

<expression1> evaluated to a constant and placed in the CP Opc field


<expression2> where present is evaluated to a constant and placed in the CP field

Coprocessor Data Operations

Coprocessor Data Processing Operations

CDP {<cond>} <CP#>, <Cop1>, CRd, CRn, CRm

CDP {<cond>} <CP#>, <Cop1>, CRd, CRn, CRm, <Cop2>



Coprocessor Data Operations

Coprocessor Data Processing Operations

CDP {<cond>} <CP#>, <Cop1>, CRd, CRn, CRm

CDP {<cond>} <CP#>, <Cop1>, CRd, CRn, CRm, <Cop2>

CP# : Coprocessor Number

CDP <CP#>, <Cop1>, CRd, CRn, CRm

CDP <CP#>, <Cop1>, CRd, CRn, CRm, <Cop2>

CDP <cond> <CP#>, <Cop1>, CRd, CRn, CRm

CDP <cond> <CP#>, <Cop1>, CRd, CRn, CRm, <Cop2>

Coprocessor Register Transfers (R←C, C←R)

Move to ARM Register from Coprocessor

MRC {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm {, <Cop2>}

Move to Coprocessor from ARM Registers

MCR {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm {, <Cop2>}

CP# : identifies a coprocessor (a number in [0, 15])
a coprocessor will ignore any instruction
that has an incorrect CP#

CP Opc (Cop1) and possible the **CP (Cop2)**:
specified what operation the coprocessor should perform
on the contents of **CRn** and **CRm**, and place the result in **CRd**.

CRn is the coprocessor src / dst register of the transformation

CRm is a 2nd coprocessor register involved in some way
which depends on the particular operation specified.


Coprocessor Register Transfers (R←C, C←R)

Move to ARM Register from Coprocessor

MRC {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm {, <Cop2>}

Move to Coprocessor from ARM Registers

MCR {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm {, <Cop2>}



Coprocessor Register Transfers (R←C)

Move to ARM Register from Coprocessor

MRC {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm

MRC {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm, <Cop2>

CP# : Coprocessor Number

MRC <CP#>, <Cop1>, Rd, CRn, CRm

MRC <CP#>, <Cop1>, Rd, CRn, CRm, <Cop2>

MRC <cond> <CP#>, <Cop1>, Rd, CRn, CRm

MRC <cond> <CP#>, <Cop1>, Rd, CRn, CRm, <Cop2>

Coprocessor Register Transfers (C←R)

Move to Coprocessor from ARM Registers

MCR {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm

MCR {<cond>} <CP#>, <Cop1>, Rd, CRn, CRm, <Cop2>

CP# : Coprocessor Number

MCR <CP#>, <Cop1>, Rd, CRn, CRm

MCR <CP#>, <Cop1>, Rd, CRn, CRm, <Cop2>

MCR <cond> <CP#>, <Cop1>, Rd, CRn, CRm

MCR <cond> <CP#>, <Cop1>, Rd, CRn, CRm, <Cop2>

Breakpoint Instruction

Breakpoint Instruction (BKPT)
BRK

References

- [1] <ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf>
- [2] <https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf>