## Data Transfer (4A)

Copyright (c) 2014-2020 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using LibreOffice.

## Based on

Introduction to ARM Cortex-M Microcontrollers - Embedded Systems,
J. W Valvano

## Memory Objects

| Memory object type | Register | Example operand |
| :--- | :--- | :--- |
| Constants in code space | PC | =Constant $\quad$ [PC, \#28] |
| Local variables on the stack | SP | $[\mathbf{S P}$, \#0x04] |
| Global variables in RAM | R0-R12 | $[$ [R0] |
| I/O ports | R0-R12 | $[R 0]$ |

## Address loading pseudo-instructions

```
ADR {cond} Rd, label (address)
ADRL {cond} Rd, expression (address arithmetic)
LDR {cond} Rd, =label (=address)
LDR {cond} Rd, =number (=constant)
```


## ADR Rd, label

## ADR \{cond\} Rd, label

ADR is to get the address
of the literal pool (type constant)
to a register.

The literal pool in code area
is typically after the end of functions

ADR Rd, label
can be translated into

## ADD Rd, pc,\#offset



## ADRL Rd, expression

## ADRL \{cond\} Rd, expression

The assembler converts an ADRL Rd, label into
two data processing instructions that load the address, if it is in range



Offset start+60000-8
start+59992

prefix \& = prefix 0x
https://stackoverflow.com/questions/42065155/how-to-replace-Idr-with-adr-in-assembler

## LDR Rd, =label

```
LDR {cond} Rd, =label (=address)
```

placing the address label in a literal pool

LDR Rd, =label
LDR Rd, [pc,\#offset]
the offset to a literal pool
label:


## LDR Rd, =number

LDR \{cond\} Rd, =number (=constant)
placing the number in a literal pool

LDR Rd, =number
LDR Rd,[pc,\#offset] the offset to a literal pool

MOV Rd, \#imm16
for a small range number,

offset


## PC-relative address

ADR / LDR instruction
adds or subtracts an offset to the current PC value to form a PC-relative address

In ARM state, the value of the PC is the address of the current instruction plus 8 bytes.
at the time of executing a current instruction, PC has been advanced
by 2 instructions forward (+8)
pc - target = offset


## Getting a label address into a register

target:
. long 0xfeadbeef

```
adr r0,target
adrl r0,target
ldr r0,=target
sub r0,pc,#(.+8-target)
```

1) and 2) are very similar and generate sub ro,pc,\#target.
2) puts a long in a literal pool and loads this
via ldr r0,[pc,\#offset2]
or it may use a mov r0, \#offset2
if the assembler finds it can
(usually an aligned label, like at 0x8000).
3) is to manually calculated a full 32-bit absolute address

## ADR / ADRL offsets

## target:

. long 0xfeadbeef
adr r0,target adrl r0,target

1) and 2) are very similar and generate sub r0,pc,offset

$$
\begin{aligned}
& \text { r0 } 0 \leftarrow \mathrm{pc}-\text { target } \\
& \text { r0 offset } \\
& \text { pc - target }=\text { offset }
\end{aligned}
$$

In ARM state, the value of the PC is the address of the current instruction plus 8 bytes.


## ADR vs ADRL

The difference between adr and adrl comes from immediate operands.
immediate operands are 8bits rotated by a multiple of two.
So if the address is far, you may need to perform two instructions (adrl)
adrl will usually be faster than
the Idr variant (ldr =target)
which get a full 32-bits address in the literal pool

## LDR offset

## target:

. long 0xfeadbeef
ldr r0, =target
puts a long in a literal pool
to hold a full 32-bit address of target and loads this address via

offset2
a literal pool created

> ldr r0,[pc,\#offset2]

Or it may use a MOV if the assembler finds it can (usually an aligned label, like at 0x8000).


## Manual computing an address

## target:

. long 0xfeadbeef
sub r0, pc,\#(.+8-target)

In ARM state, the value of the PC is the address of the current instruction plus 8 bytes.
. : address of the current instruction address of the sub ...

.+8 : where the current PC points to
PC - (.+8 - target) =
PC - (PC - target) =
a full 32-bit target address

## ADR Label Example

| Access | ADR R5, Pi | ; R5 points to Pi |
| :--- | :--- | :--- |
|  | LDR R6, [R5] | ; R6 $=123456$ |
|  | $\ldots$ |  |
| Pi | BX LR |  |
|  | DCD 123456 | ; literal pool |

$\mathbf{R 5} \leftarrow \mathrm{PC}-$ relative Pi


## LDR =number example



## Data Transfer Types

| B | Unsigned 8-bit byte |
| :--- | :--- |
| SB | Signed 8-bit byte |
| H | Unsigned 16-bit halfword |
| SH | Signed 16-bit halfword |
| D | 64-bit data |

## Data Transfer Examples

```
LDR\{type\}\{cond\} Rd, [Rn] STR\{type\}\{cond\} Rd, [Rn]
```

LDR\{type\}\{cond\}Rd, [Rn, \#n] STR\{type\}\{cond\}Rt, [Rn, \#n]

LDR\{type\}\{cond\}Rd, [Rn, Rm, LSL \#n]
STR\{type\}\{cond\}Rd, [Rn, Rm, LSL \#n]
\{type\} $=$ \{B|SB|H|SH|D\}

## Data Transfer Examples

| $\operatorname{MOV}\{S\}\{$ cond\} | Rd, | <op2> |
| :--- | :--- | :--- |
| MOV \{cond\} | Rd, | \#im16 |
| $\operatorname{MVN\{ S\} }$ | Rd, | <op2> |

If $\mathbf{S}$ is specified, the condition code flags
are updated on the result of the operation
S cannot be used with 16-bit immediate operand

These belong to data processing instructions

## LDM / STM examples (1)

; RO holds address of first integer in array
; R1 holds array's length;
; fragment works only if length is multiple of 4

| addInts | MOV | R4, \#0 |
| :---: | :--- | :--- |
| addLoop | LDMIA | R0!, \{ R5-R8 \} |
|  | ADD | R5, R5, R6 |
|  | ADD | R7, R7, R8 |
|  | ADD | R4, R4, R5 |
|  | ADD | R4, R4, R7 |
|  | SUBS | R1, R1, \#4 |
|  | BNE | addLoop |


http://www.cburch.com/books/arm/

## LDM / STM examples (2)

the ARM processor looks into the R0 register for an address.

It loads into R5 the four bytes starting at that address, into R6 the next four bytes, into R7 the next four bytes, and into R8 the next four bytes.
$\mathrm{R} 5:=\operatorname{mem}_{32}[\mathrm{RO}+0]$
$R 6:=\operatorname{mem}_{32}[R 0+4]$
$\mathrm{R} 7:=\operatorname{mem}_{32}[\mathrm{RO}+8]$
$R 8:=$ mem $_{32}[R 0+12]$


LDMIA RO!, \{ R5-R8 \}

Meanwhile, R0 is stepped forward by 16 bytes, so with the next iteration the LDMIA instruction will load the next four words into the registers.
$\mathrm{RO}:=\mathrm{RO}+12$

## LDM / STM examples (3)

Inside the braces \{ \} can be any list of registers, using dashes to indicate ranges of registers, and using commas to separate ranges.

The order in which the registers are listed is not significant;
Thus, the instruction LDMIA R0!, \{ R1-R4, R8, R11-R12 \} will load seven words from memory.
even if we write LDMIA R0!, \{ R11-R12, R8, R1-R4 \}, R1 will receive the first word loaded from memory.
\{ R1, R2, R3, R4, R8, R11, R12 \}

| R0 |  | R0 |
| :---: | :---: | :---: |
| R1 |  | R1 |
| R2 |  | R2 |
| R3 |  | R3 |
| R4 |  | R4 |
| R5 |  | R5 |
| R6 |  | R6 |
| R7 |  | R7 |
| R8 |  | R8 |
| R9 |  | R9 |
| R10 |  | R10 |
| R11 |  | R11 |
| R12 | - | R12 |
| R13 (SP) |  | R13 (SP) |
| R14 (LR) |  | R14 (LR) |
| R15 (PC) |  | R15 (PC) |

LDMIA R0!, \{ R5-R8 \}

## LDM / STM examples (4)

If the exclamation mark! following R0 is omitted, then the address register R0 is not altered
RO would continue pointing to the first integer in the array.
we want $R 0$ to change so that it is pointing to the next four integers for the next iteration, the exclamation point should be included


## LDMIA RO!, \{ R5-R8 \}

equivalent instructions without!
pre-indexed
LDR R5, =[R0, \#0]
LDR R6, =[R0, \#4]
LDR R7, =[R0, \#8]
LDR R8, =[R0, \#12]
ADD R0, R0, \#12
equivalent instructions with !
post-indexed
LDR R5, =[R0], \#4
LDR R6, =[R0], \#4
LDR R7, =[R0], \#4
LDR R8, =[R0], \#4

## LDM / STM examples (5)

STMIA stores several registers into memory.
In the following example, every number in an array is shifted into the next element;
the array $<2,3,5,7>$ becomes $<0,2,3,5>$.

## LDM / STM examples (6)

; RO holds address of first integer in array
; R1 holds array's length;
; fragment works only if length is multiple of 4

```
shift MOV R4,#0
shLoop LDMIA R0,{R5-R8}
    STMIA R0!,{R4-R7 }
    MOV R4,R8
    SUBS R1, R1, #4
    BNE shLoop
```

Notice how the LDMIA instruction does not have ! so that R0 isn't modified.

Thus, the STMIA stores into the same range of addresses that were just loaded into the registers.
R4 = 0
R4 = 0


The STMIA instruction has ! because R0 must be modified for the next iteration of the loop.

## LDM / STM examples (7)



LDMIA, STMIA
Increment after


LDMIB, STMIB
Increment before


## LDMDA, STMDA

Decrement after


LDMDB, STMDB
Decrement before

## LDM / STM examples (8)

## LDMIA, STMIA

Increment after
loading from the named address and storing into increasing addresses.

LDMIB, STMIB Increment before
loading from four more than the named address and storing into increasing addresses.

LDMDA, STMDA Decrement after
loading from the named address and storing into decreasing addresses.

LDMDB, STMDB Decrement before
loading from four less than the named address and storing into decreasing addresses.

## LDM / STM examples (9)

Across all four modes, the highest-numbered register always corresponds to the highest address in memory.

Thus, the instruction LDMDA R0, \{ R1-R4 \} will place R4 into the address named by R0, R3 into R0-4, and so on.
useful when we want to use a block of unused memory as a stack.


LDMDA, STMDA
Decrement after

## PUSH, POP Synonyms

```
PUSH{cond} reglist
POP{cond} reglist
```

Synonyms
PUSH $=$ STMDB R13! $=$ STMFD R13!
POP = LDMIA R13! or even LDM = LDMFD R13!

Assume
the base register SP (R13)
the adjusted address written back to the base register
registers are stored on the stack in numerical order with the lowest numbered register at the lowest address.

## Full Descending Stack with SP (=R13)

## PUSH, POP examples

```
STMDB : Decrement SP Before STR
    PUSH {R0} PUSH {R1} PUSH {R2}
```



```
LDMIA : Increment SP After LDR
```


## Full Descending Stack with SP (=R13)

## Reglist examples



## Stack Types and Stack Top Operations

Stack Types - Semantics
$(F, E) \times(A, D)=\{F A, F D, E A, E D\} \quad$ (Full, Empty) $\times$ (Ascending, Descending)
PUSH (STM) / POP (LDM)
over an \{ FA / FD / EA / ED \} type stack

Stack Top Operations - Syntax
$(I, D) \times(B, A)=\{I B, I A, D B, D A\} \quad$ (Increment, Decrement) $\times$ (After, Before)
\{ Inc / Dec \} stack top operation
\{ Before / After \} STM / LDM

## Stack Types



Full Ascending Stack


## Full Descending Stack

Default Stack Type, SP (R13)


Empty Ascending Stack
Empty Descending Stack

## ( $\mathrm{F}_{\_} / \mathrm{E} \_$) and ( $\left(\mathrm{B} / \_A\right.$ ) reasoning

STMF $\square$ If the stack top is full STM $\square$ B
then inc / dec the stack pointer before storing a new element

STME $\square$ If the stack top is empty STM $\square$ A then inc / dec the stack pointer after storing a new element

LDMF $\square$ If the stack top is full $\quad$ LDM $\square \mathrm{A}$ then inc / dec the stack pointer after getting an element

LDME $\square$ If the stack top is empty $\quad \mathrm{LDM} \square \mathrm{B}$ then inc / dec the stack pointer before getting an element

$$
\square= \begin{cases}\text { Ascend } & \square=\left\{\begin{array}{l}
\text { Inc } \\
\text { Descend }
\end{array}\right.\end{cases}
$$

## (A/ _D) and (I_/ D_) reasoning

## STM $\square A$ To push <br> onto the ascending stack

 onto the descending stackLDM $\square$ A To pop from the ascending stack

LDM $\square$ D To pop
from the descending stack

$$
\square= \begin{cases}\text { Full } & \square=\left\{\begin{array}{l}
\text { Before } \\
\text { Empty }
\end{array}\right. \\
\text { After }\end{cases}
$$

STMI $\square$ Increment the stack top pointer

STMD $\square$ Decrement the stack top pointer

LDMD $\square \quad$ Decrement the stack top pointer

LDMI $\square \quad$ Increment the stack top pointer
$\qquad$

## Block copy view $\boldsymbol{=}$ Stack view

| STMIB | push | $\uparrow$ Ascending | Before st | - | Full | STMFA | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STMIA | PusH | Asce | Inc Ater st | 0 | Empry | STMEA | $\uparrow$ |
| STMDB | PusH | + Descending | Dece Before | $\square$ | Full | STMFD | + |
| STMDA | push | Dessending | Dec After ST | $\square$ | Empty | STMED | + |
| LDMIB | pop | + Descending | Inc Before LD | $\square$ | Empry | LDMED | + |
| LDMIA | pop | + Descending | Inc Ater LD | $\square$ | Full | LDMFD | + |
| LDMDB | pop | Ascending |  | $\square$ | Empty | LDMEA | $\uparrow$ |
| LDMDA | Pop | $\uparrow$ Ascending |  | $\square$ | Full | LDMFA | $\uparrow$ |

## Stack view $\Rightarrow$ Block copy view



## Stack View Addressing



PUSH(STM) / POP(LDM) on an FA type stack

PUSH(STM) / POP(LDM) on an EA type stack

PUSH(STM) / POP(LDM) on an FD type stack

PUSH(STM) / POP(LDM) on an ED type stack

Stack Types - Semantics

## Block Copy Addressing



Do inc stack top operation before STM / LDM

Do inc stack top operation after STM / LDM

Do dec stack top operation before STM / LDM

Do dec stack top operation after STM / LDM

Stack Top Operations - Syntax

## Addressing mode examples (4)

## References

[1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
[2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf

