ISA Assembler Format (4B)

Data Transfer Instructions

Copyright (c) 2014 - 2020 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice.

Young Won Lim 2/5/20 ARM System-on-Chip Architecture, 2nd ed, Steve Furber

Data Transfer Instructions

Single Word and Unsigned Byte

The pre-indexed form of the instruction LDR | STR {<cond>} {B} Rd, [Rn, <offset>] {!}

The post-indexed form LDR | STR {<cond>} {B} {T} Rd, [Rn], <offset>

A useful PC-relative form (assembler does all the work) LDR | STR {<cond>} Rd, LABEL

Half Word and Signed Data

The pre-indexed form of the instruction LDR | STR {<cond>} H | SH | SB Rd, [Rn, <offset>] {!}

The post-indexed form LDR | STR {<cond>} H | SH | SB Rd, [Rn], <offset>

Word, Byte, Half Word

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															Wo	ord															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Byte Byte																														
			Ву	/te							Ву	/te							Ву	/te							Ву	/te			
			Ву	/te							Ву	/te							Ву	/te							Ву	/te			
			Ву	/te							Ву	/te							Ву	/te							Ву	/te			
31	30	29	By 28	/te 27	26	25	24	23	22	21	By 20	/te 19	18	17	16	15	14	13	By 12	/te 11	10	9	8	7	6	5	By 4	∕te ₃	2	1	0

Unsigned	Byte	Transfer
Unsigned	Half Word	Transfer
Signed	Byte	Transfer
Signed	Half Word	Transfer

B H SB SH

Data Transfer Instructions

LDR	STR	Single Word Transfers
LDR B	STR B	Unsigned Byte Transfers
LDR H	STR H	Unsigned Half Word Transfers
LDR SB	STR SB	Signed Byte Transfer
LDR SH	STR SH	Signed Half Word Transfer

Data Transfer Instructions

```
LDR | STR {<cond>} {B} Rd, [Rn, <offset1>] {!}
LDR | STR {<cond>} {B} {T} Rd, [Rn], <offset1>
LDR | STR {<cond>} Rd, LABEL
```

<offset1> = 1. #+/-<12-bit immediate> = 2. +/-Rm {, <shift>}

```
LDR | STR {<cond>} H | SH | SB Rd, [Rn, <offset2>] {!}
LDR | STR {<cond>} H | SH | SB Rd, [Rn], <offset2>
```

```
<offset2> = 1. #+/-<8-bit immediate>
= 2. +/-Rm .... no shifted operand
```

Pre-indexing and Post-indexing



ISA (4B) Assembler Format – Data Transfer

Single Word and Unsigned Byte

LDR | STR {<cond>} {**B**} Rd, [Rn, <**offset**>] {!} LDR | STR {<cond>} {**B**} {**T**} Rd, [Rn], <**offset**> LDR | STR {<cond>} Rd, LABEL pre-indexed post-indexed PC-relative

B selects unsigned byte transfer, the default is word

<offset>= 1. #+/-<12-bit immediate> = 2. +/-Rm {, <shift>}

! selects write-back (auto-indexing) in the pre-indexed form

 T selects the <u>user view</u> of the memory translation and protection system should only be <u>used in non-user mode</u>
 <shift> general shift operation but you cannot specify the shift amount by a register.

The pre-indexed form of the instruction

LDR | STR {<cond>} {B} Rd, [Rn, <offset>] {!}

LDR STR	Rd, [Rn, +-Rm] {!}
LDR STR	Rd, [Rn, +-Rm, <sh>, amount] {!}</sh>
LDR STR	Rd, [Rn, #+-<12-bit immediate>] {!}
LDR STR B	Rd, [Rn, +-Rm]] {!}
LDR STR B	Rd, [Rn, +-Rm, <sh>, amount] {!}</sh>
LDR STR B	Rd, [Rn, #+-<12-bit immediate>] {!}
LDR STR <cond< td=""><td>l> Rd, [Rn, +-Rm] {!}</td></cond<>	l> Rd, [Rn, +-Rm] {!}
LDR STR <cond< td=""><td>l> Rd, [Rn, +-Rm, <sh>, amount] {!}</sh></td></cond<>	l> Rd, [Rn, +-Rm, <sh>, amount] {!}</sh>
LDR STR <cond< td=""><td><pre>l> Rd, [Rn, #+-<12-bit immediate>] {!}</pre></td></cond<>	<pre>l> Rd, [Rn, #+-<12-bit immediate>] {!}</pre>
LDR STR <cond< td=""><td>l> B Rd, [Rn, +-Rm]] {!}</td></cond<>	l> B Rd, [Rn, +-Rm]] {!}
LDR STR <cond< td=""><td>l> B Rd, [Rn, +-Rm, <sh>, amount] {!}</sh></td></cond<>	l> B Rd, [Rn, +-Rm, <sh>, amount] {!}</sh>
LDR STR <cond< td=""><td>I> B Rd, [Rn, #+-<12-bit immediate>] {!}</td></cond<>	I> B Rd, [Rn, #+-<12-bit immediate>] {!}

The post-indexed form

LDR | STR {<cond>} {B} {T} Rd, [Rn], <offset>

LDR STR	Rd, [Rn], +-Rm
LDR STR	Rd, [Rn], +-Rm, <sh>, amount</sh>
LDR STR	Rd, [Rn], #+-<12-bit immediate>
LDR STR {B}{T}	Rd, [Rn], +-Rm
LDR STR {B}{T}	Rd, [Rn], +-Rm, <sh>, amount</sh>
LDR STR {B}{T}	Rd, [Rn], #+-<12-bit immediate>
LDR STR <cond></cond>	Rd, [Rn], +-Rm
LDR STR <cond></cond>	Rd, [Rn], +-Rm, <sh>, amount</sh>
LDR STR <cond></cond>	Rd, [Rn], #+-<12-bit immediate>
LDR STR <cond> {B}{T}</cond>	Rd, [Rn], +-Rm
LDR STR <cond> {B}{T}</cond>	Rd, [Rn], +-Rm, <sh>, amount</sh>
LDR STR <cond> {B}{T}</cond>	Rd, [Rn], #+-<12-bit immediate>

A useful PC-relative form (assembler does all the work) LDR | STR {<cond>} Rd, LABEL

LDR | STR Rd, LABEL LDR | STR <cond> Rd, LABEL

Β





Unsigned Byte Load



B

little endian case

mem

reg

reg

reg

reg

T suffix

The post-indexed form LDR | STR {<cond>} {B} {T} Rd, [Rn], <offset>

LDR T	Rd, [Rn], <offset></offset>	STR T	Rd, [Rn], <offset></offset>
LDR BT	Rd, [Rn], <offset></offset>	STR BT	Rd, [Rn], <offset></offset>

if T is present the W bit will be **set** in a **post-indexed** instruction, forcing **non-privileged (user) mode** for the transfer cycle.

T is <u>not</u> allowed when a **pre-indexed** addressing mode is specified or implied.

T selects the <u>user view</u> of the memory translation and protection system should only be used in non-user mode

T suffix applications

accesses memory as if in the **user-mode**, applies the **permission check** based on the code being "user".

useful in a **kernel**

where a user-space process passes a pointer to the kernel, and you want to ensure that the **user process**, not the kernel, had right **permissions** to read the data.

used in a privileged code, such as an **exception handler**, to <u>test</u> whether an **access** is possible in thread mode.

For example, if a **user mode access** were **aborted**, the **exception handler** may try to correct the problem by changing the memory protection settings. The LDRT could then be used to test whether the access was now possible.

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka14336.html

Data Transfer Instructions – half-word and signed data

Half Word and Signed Data

LDR | STR {<cond>} H | SH | SB Rd, [Rn, <offset>] {!} LDR | STR {<cond>} H | SH | SB Rd, [Rn], <offset>

pre-indexed post-indexed

H | SH | SB selects the data type (H: half-word, S:signed)

<offset> = 1. #+/-<8-bit immediate> = 2. +/-Rm no shifted operand

! selects write-back (auto-indexing) in the pre-indexed form

Data Transfer Instructions – half-word and signed data

The pre-indexed form of the instruction LDR | STR {<cond>} H | SH | SB Rd, [Rn, <offset>] {!}

LDR STR H	Rd, [Rn, #+-Rm] {!}
LDR STR H	Rd, [Rn, #+-<8-bit immediate>] {!}
LDR STR SH	Rd, [Rn, #+-Rm] {!}
LDR STR SH	Rd, [Rn, #+-<8-bit immediate>] {!}
LDR STR SB	Rd, [Rn, #+-Rm] {!}
LDR STR SB	Rd, [Rn, #+-<8-bit immediate>] {!}
LDR STR <cond> H</cond>	Rd, [Rn, #+-Rm] {!}
LDR STR <cond> H</cond>	Rd, [Rn, #+-<8-bit immediate>] {!}
LDR STR <cond> SH</cond>	Rd, [Rn, #+-Rm] {!}
LDR STR <cond> SH</cond>	Rd, [Rn, #+-<8-bit immediate>] {!}
LDR STR <cond> SB</cond>	Rd, [Rn, #+-Rm] {!}
LDR STR <cond> SB</cond>	Rd, [Rn, #+-<8-bit immediate>] {!}

Data Transfer Instructions – half-word and signed data

The post-indexed form

LDR | STR {<cond>} H | SH | SB Rd, [Rn], <offset>

LDR STR H	Rd, [Rn], #+-Rm
LDR STR H	Rd, [Rn], #+-<8-bit immediate>
LDR STR SH	Rd, [Rn], #+-Rm
LDR STR SH	Rd, [Rn], #+-<8-bit immediate>
LDR STR SB	Rd, [Rn], #+-Rm
LDR STR SB	Rd, [Rn], #+-<8-bit immediate>
LDR STR <cond> H</cond>	Rd, [Rn], #+-Rm
LDR STR <cond> H</cond>	Rd, [Rn], #+-<8-bit immediate>
LDR STR <cond> SH</cond>	Rd, [Rn], #+-Rm
 LDR STR <cond> SH</cond>	Rd, [Rn], #+-<8-bit immediate>
LDR STR <cond> SB</cond>	Rd, [Rn], #+-Rm
 LDR STR <cond> SB</cond>	Rd, [Rn], #+-<8-bit immediate>





Unsigned Half Word LDR

little endian case



н

LDRSB R0 A+2 Half Word reg





Signed Half Word LDR SH little endian case





SB



sign extension





Signed Byte LDR

SB

little endian case



Data Transfer with Shifted Operand Instructions

Single Word and Unsigned Byte The pre-indexed form of the instruction LDR | STR {<cond>} {**B**} Rd, [Rn, <coffset>] {!} shifted operand The post-indexed form LDR | STR {<cond>} {B} {T} Rd, [Rn], <offset> shifted operand A useful PC-relative form (assembler does all the work) LDR | STR {<cond>} Rd, LABEL shifted operand Half Word and Signed Data The pre-indexed form of the instruction LDR | STR {<cond>} H | SH | SB Rd, [Rn, <offset>] {!} shifted operand The post-indexed form LDR | STR {<cond>} H | SH | SB Rd, [Rn], <offset> shifted operand

only single (word / unsigned byte) data transfer instructions support shifted offset

Data Transfer Offset - <shift> operand



Unaligned Memory Access

Older ARM processors require data load and stores to be to/from architecturally <u>aligned</u> <u>addresses</u>. This means:

 address must be byte aligned 	A, A+1, A+2, A+3
 address must be 2-byte aligned 	A, A+2
- address must be 4-byte aligned	А
	 address must be byte aligned address must be 2-byte aligned address must be 4-byte aligned

LDM - address must be 4-byte aligned A handling multiple word quantities

an unaligned load is one where

the address does not match the architectural alignment.

On older processors (ARM9 family) an unaligned load software synthesised performing a series of small accesses, combining the results.

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka15414.html

The ARMv6 architecture introduced the first <u>hardware support</u> for <u>unaligned accesses</u>. ARM11 and Cortex-A/R processors can deal with <u>unaligned accesses</u> in <u>hardware</u>, removing the need for software routines.

Support for <u>unaligned</u> <u>accesses</u> is limited to a <u>sub-set</u> of load/store instructions:

LDRB / LDRSB / STRB LDRH / LDRSH / STRH LDR / STR

Instructions which do NOT support unaligned accesses include:

LDM / STM LDRD / STRD

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka15414.html



A word load (LDR) will normally use a word aligned address (A)

an address offset from a word boundary will cause the data to be <u>rotated</u> into the register so that <u>the addressed byte</u> occupies <u>bits 0 to 7</u>

half-words accessed at offsets 0 and 2 from the word boundary (A, A+2) will be correctly loaded into <u>bits 0 to 15</u> of the register.

An address offset of 1 or 3 from a word boundary will cause the data to be rotated into the register so that the addressed byte occupies bits 15 to 8.

<u>Two shift operations</u> are then required to <u>clear</u> or to <u>sign extend</u> the upper 16 bits.

ARM7TDMI-S Data Sheet ARM DDI 0084D Final

little endian case

	A+3								A+2								A+1															
32	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Byte							Ву	/te							Ву	/te							Ву	/te				mem			

LDR R0 A

Byte	Byte	Byte	Byte	reg
LDR R0 A+1				
Byte	Byte	Byte	Byte	reg
LDR R0 A+2				
Byte	Byte	Byte	Byte	reg
LDR R0 A+3				
Byte	Byte	Byte	Byte	reg

little endian case



LDR R0 A

			<u> </u>	
Byte	Byte	Bvte	Bvte	rea

LDR R0 A+2

Byte	Byte	Byte	Byte			
		Byte	Byte	reg		

Single Word LDR / STR

little endian case



Loading a word at a non-word-aligned addressA+1, A+2, A+3the loaded data is the word-aligned wordcontaining the addressed byte, but rotated so thatthe addressed byte is in the least significant byteof the destination register

Storing a word at a non-word-aligned address ignoring the least significant <u>two</u> bits of the address the word is stored as though they had been **zero**

Some ARM systems may raise an **exception** under these circumstances controlled by the **A** flag in **bit 1** of **CP15** register

A+1, A+2, A+3

ARM System-on-Chip Architecture, 2nd ed, Steve Furber

The MMU is controlled with the System Control coprocessor registers. from VMSAv6, several new registers, and register fields have been added:

- a TLB type register in register 0
- additional control bits to register 1
- a second translation table base register, and new control fields to register 2
- an additional fault status register to register 5
- an additional Fault Address register to register 6
- TLB invalidate by ASID support in register 8
- ASID control in register 13.

Domain support (register 3) and TLB lockdown support (register 10) are the same as in earlier versions of the architecture.

All VMSA-related registers are accessed with instructions of the form: MRC p15, 0, Rd, CRn, CRm, opcode_2 MCR p15, 0, Rd, CRn, CRm, opcode_2 Where CRn is the system control coprocessor register. Unless specified otherwise, CRm and opcode 2 SBZ.

ARM System-on-Chip Architecture, 2nd ed, Steve Furber



little endian case

						Α	+3							ŀ	\+2							A	\+1								Α	
3	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			By	<i>y</i> te							Ву	/te							Ву	/te							Ву	<i>rte</i>				mem

LDR R0 A

Byte	Byte	Byte	Byte	reg
LDR R0 A+1				
Byte	Byte	Byte	Byte	reg
LDR R0 A+2				
Byte	Byte	Byte	Byte	reg
LDR R0 A+3				
Byte	Byte	Byte	Byte	reg

Multiple data transfer instructions



Multiple data transfer instructions – the normal form

The normal form

LDM | STM {<cond>} <add mode> Rn {!}, reglist

<add mode=""> specifies one of the addressing mode</add>								
	IB, IA, DB,	DA,	FA, FD, EA, ED		(I,D)x(B,A) (F,	E)x(A,I)	
LDM	STM		IB IA DB DA	FA	FD EA ED	Rn,	reglist	
LDM	STM		IB IA DB DA	FA	FD EA ED	Rn!,	reglist	
LDM	STM	<cond></cond>	IB IA DB DA	FA	FD EA ED	Rn,	reglist	
LDM	STM	<cond></cond>	IB IA DB DA	FA	FD EA ED	Rn!,	reglist	

Multiple data transfer instructions – non-user mode

To restore the CPSR in a non-user modeLDM{<cond>} <add mode> Rn {!}, <reglist + pc>^

To save / restore the use registers in a non-user mode LDM | STM {<cond>} <add mode> Rn, <reglist - pc>^

when **pc** is included in the <reglist> ... returning from an execution handler SPSR \rightarrow CPSR

when **pc** is <u>not</u> included in the <reglist> load to <registers> ... load to the <u>user</u> mode registers store from <register> ... store from the <u>user</u> mode registers

Multiple data transfer instructions

Name	Stack	Block	L	Р	U	
Pre-Increment Load			1	1	1	
Post-Increment Load			1	0	1	
Pre-Decrement Load	LDMEA	LDMDB	1	1	0	
Post-Decrement Load	LDMFA	LDMDA	1	0	0	
Pre-Increment Store	STMFA	STMIB	0	1	1	
Post-Increment Store	STMEA	STMIA	0	0	1	
Pre-Decrement Store	STMFD	STMDB	0	1	0	
Post-Decrement Store	STMED	STMDA	0	0	0	

Multiple data transfer instruction mnemonics

Pre	Inc	Load		Pre	Inc
B efore	Inc			B efore	Inc
Empty	Descend	LDRED		Full	Ascend
Post	Inc	Load		Post	Inc
A fter	Inc			<mark>A</mark> fter	Inc
Full	Descend	LDRFD		Empty	Ascend
Pre	Dec	Load		Pre	Dec
B efore	Dec	LDRDB		B efore	Dec
Empty	Ascend	LDREA		Full	Descend
Post	Dec	Load	[Post	Dec
B efore	Dec	LDRDA		B efore	Dec
Full	Ascend			Empty	Descend
	ASCEN				

Multiple data transfer instruction mnemonic rules



Multiple data transfer instructions – auto indexing !

Rn! Updates the base register Rn

Increment / Decrement the base register Rn

LDMIB, LDMIA	LDMDB, LDMDA
STMIB, STMIA	STMDB, STMDA

Increment / Decrement the stack top pointer Rn



must <u>not</u> use it in **User** mode or **System** mode.

LDM {<cond>} <add mode> Rn {!}, <registers + pc>^

If op is LDM and <reglist> contains the pc (r15),

in addition to the normal multiple register transfer, the **SPSR** is copied into the **CPSR**.

this is for <u>returning</u> from **exception handlers**.

use this only from exception modes.

http://infocenter.arm.com/help/topic/com.arm.doc.dui0068b/DUI0068.pdf#E7.CIHCADDA

Optional suffix ^ – user mode register load/store

must <u>not</u> use it in **User** mode or **System** mode.

LDM | STM {<cond>} <add mode> Rn, <registers - pc>^

when pc is not included in <reglist>, data is transferred into or out of the <u>User mode registers</u>

instead of the <u>current</u> <u>non-user</u> <u>mode</u> <u>registers</u>

no auto write back ${\boldsymbol{!}}$ is allowed

http://infocenter.arm.com/help/topic/com.arm.doc.dui0068b/DUI0068.pdf#E7.CIHCADDA

Software Interrupt (SWI)

Software Interrupt (SWI)

SWI {<cond>} <24-bit immediate>

Swap Memory and Register Instructions

Swap Memory and Register Instrucitons SWP {<cond>} {B} Rd, Rm, [Rn]

> Rd := [Rn], [Rn] = Rm the swap address by the base register (Rn)



Count Leading Zeros (CLZ)

Count Leading Zeros (CLZ) CLZ {<cond>} Rd, Rm

References

- [1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
- [2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf