

# ISA Binary Encoding (5A)

---

Copyright (c) 2014 - 2019 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to [youngwlim@hotmail.com](mailto:youngwlim@hotmail.com).

This document was produced by using LibreOffice.

# Based on

---

ARM System-on-Chip Architecture, 2<sup>nd</sup> ed, Steve Furber

<b>Rn</b>	1 <sup>st</sup> Operand Reg / Base Reg
<b>Rm</b>	2 <sup>nd</sup> Operand Reg / Operand Reg / Offset Reg / Source Reg
<b>Rd</b>	Left most Reg : Source / Destination Reg
<b>S</b>	Set Condition Codes / Signed / Restore PSR and force user bit
<b>P</b>	Pre/Post Index
<b>U</b>	Up/Down
<b>B</b>	Unsigned Byte/Word
<b>H</b>	Half-word Address
<b>L</b>	Link / Load/Store
<b>W</b>	Write-back (auto-index)
<b>Opcode</b>	4-bit op codes
<b>Sh</b>	Shift type
<b>R</b>	CPSR/SPSR

<b>Rn</b>	1 <sup>st</sup> Operand Reg / Base Reg
<b>Rm</b>	2 <sup>nd</sup> Operand Reg / Operand Reg / Offset Reg / Source Reg
<b>Rd</b>	Source / Destination Reg
<b>S</b>	Set Condition Codes / Signed / Restore PSR and force user bit
<b>B</b>	Unsigned Byte/Word
<b>H</b>	Half-word Address
<b>L</b>	Link / Load/Store
<b>T</b>	Selects the user view in the non-usermodes

<b>&lt;cond&gt;</b>	Conditions for conditional execution
<b>&lt;shift&gt;</b>	Shift type and the shift amount (except RRX)
<b>CPSR</b>	Current Program Status Register
<b>SPSR</b>	Saved Program Status Register
<b>RdHi</b>	The most significant 32-bits
<b>RdLo</b>	The least significant 32-bits

<b>&lt;CP#&gt;</b>	Coprocessor number
<b>&lt;Cop1&gt;</b>	Coprocessor operation 1
<b>&lt;Cop2&gt;</b>	Coprocessor operation 2
<b>CRd</b>	Coprocessor Rd
<b>CRn</b>	Coprocessor Rn
<b>CRm</b>	Coprocessor Rm

# All listings (1)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	cond		0	0	#	opcode			S	Rn			Rd			Operand 2											(1)							
	cond		0	0	0	0	0	0	A	S	Rd			Rn			Rs		1	0	0	1	Rm				(2)							
	cond		0	0	0	0	1	U	A	S	RdHi			RdLo			Rn			1	0	0	1	Rm				(3)						
	cond		0	0	0	1	0	B	0	0	Rn			Rd			0	0	0	0	1	0	0	1	Rm				(4)					
	cond		0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	Rn		(5)			
	cond		0	0	0	P	U	0	W	L	Rn			Rd			0	0	0	0	1	S	H	1	Rm				(6)					
	cond		0	0	0	P	U	1	W	L	Rn			Rd			offsetH			1	S	H	1	offsetL				(7)						
	cond		0	1	#	P	U	B	W	L	Rn			Rd			offset											(8)						
	cond		0	1	1																								1					(9)
	cond		1	0	0	P	U	S	W	L	Rn			Register list														(10)						
	cond		1	0	1	L	Offset																				(11)							
	cond		1	1	0	P	U	N	W	L	Rn			CRd			CP#			Offset						(12)								
	cond		1	1	1	0	CP Opc			CRn			CRd			CP#			CP		0	CRm				(13)								
	cond		1	1	1	0	CP Opc			L	CRn			Rd			CP#			CP		1	CRm				(14)							
	cond		1	1	1	1	Ignored by processor																				(15)							




# All listings (2)

(1)	Data Processing / PSR Transfer	$Rd := Rn <op> operand2$ (shifted)
(2)	Multiply	$Rd := Rm * Rs + Rn$
(3)	Multiply Long	$RdHi : RdLo := Rm * Rs$
(4)	Single Data Swap	$Rd := [Rn]; [Rn] := Rm$
(5)	Branch and Exchange	$PC := Rn; (Rn[0]=1 \text{ Thumb, else ARM})$
(6)	Halfword Data Transfer: register offset	$Rd :=: [Rn, Rm] / [Rn], Rm$
(7)	Halfword Data Transfer: immediate offset	$Rd :=: [Rn, Offset] / [Rn], Offset$
(8)	Single Data Transfer	$Rd :=: [Rn, Offset] / [Rn], Offset$
(9)	Undefined	
(10)	Block Data Transfer	$[Rn, i] :=: \{Register List\}$
(11)	Branch	$PC := Offset$
(12)	Coprocessor Data Transfer	$CRd :=: [Rn, Offset] / [Rn], Offset$
(13)	Coprocessor Data Operation	$CRd :=: CRn <CP Opc, CP> CRm$
(14)	Coprocessor Register Transfer	$Rd :=: CRn <CP Opc, CP> CRm$
(15)	Software Interrupt	

# All listings (3)

(1)	Data Processing / PSR Transfer	I, Opcode, S, Rn, Rd, Operand2
(2)	Multiply	A, S, Rd, Rn, Rs, Rm
(3)	Multiply Long	U, A, S, RdHi, RdLo, Rn, Rm
(4)	Single Data Swap	B, Rn, Rd, Rm
(5)	Branch and Exchange	Rm
(6)	Halfword Data Transfer: register offset	P,U, W, L, Rn, Rd, S, H, Rm
(7)	Halfword Data Transfer: immediate offset	P,U, W, L, Rn, Rd, Offset, S, H, Offset
(8)	Single Data Transfer	P, U, B, W, L, Rn, Rd, Offset
(9)	Undefined	
(10)	Block Data Transfer	P, U, S, W, L, Rn, Register List
(11)	Branch	L, Offset
(12)	Coprocessor Data Transfer	P, U, N, W, L, Rn, CRd, CP#, Offset
(13)	Coprocessor Data Operation	CP Opc, CRn, CRd, CP#, CP, CRm
(14)	Coprocessor Register Transfer	CP Opc, L, CRn, Rd, CP# CP, CRm
(15)	Software Interrupt	Software Interrupt

# Data Transfer Instructions



Single Data Transfer

$Rd := [Rn, Offset] / [Rn], Offset$

(8)



Halfword Data Transfer: register offset

$Rd := [Rn, Rm] / [Rn], Rm$


(6)



Halfword Data Transfer: immediate offset

$Rd := [Rn, Offset] / [Rn], Offset$

(7)



Block Data Transfer

$[Rn, i] := \{Register List\}$

(10)

- P Pre/Post Index
- U Up/Down
- B Unsigned Byte/Word
- S Restore PSR and force user bit
- W Write-back (auto-index)
- L Link / Load/Store

# Data Processing Instructions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



(1)

Data Processing / PSR Transfer

$Rd := Rn \langle op \rangle operand2$  (shifted)



(2)

Multiply

$Rd := Rm * Rs + Rn$



(3)

Multiply Long

$RdHi : RdLo := Rm * Rs$




(4)

Single Data Swap

$Rd := [Rn]; [Rn] := Rm$


# Branch and Branch Exchange



Branch

PC := Offset

(11)




Branch and Exchange

PC := Rn; (Rn[0]=1 Thumb, else ARM)

(5)

# Coprocessor Instructions



Coprocessor Data Transfer

CRd := [Rn,Offset] / [Rn], Offset

(12)



Coprocessor Data Operation

CRd := CRn <CP Opc, CP> CRm

(13)



Coprocessor Register Transfer


Rd := CRn <CP Opc, CP> CRm

(14)

# Miscellaneous Instructions



Undefined




Software Interrupt

Rn            1<sup>st</sup> Operand Reg / Base Reg  
 Rd            Source/Destination Reg  
 Rm            2<sup>nd</sup> Operand Reg / Source Reg / Offset Reg / Operand Reg


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
cond		0	0	#	opcode				S	Rn				Rd				Operand 2															
cond		0	0	0	1	0	1	1	0	0	0	0	0	Rd				0	0	0	0	0	0	0	1	Rm							
cond		0	1	#	P	U	B	W	L	Rn				Rd				offset															
cond		0	0	0	P	U	#	W	L	Rn				Rd				offsetH		1	S	H	1	offsetL									
cond		1	0	0	P	U	S	W	L	Rn				Register list																			
cond		0	0	0	1	0	B	0	0	Rn				Rd				0	0	0	0	1	0	0	1	Rm							
cond		0	0	0	1	0	R	0	0	1	1	1	1	Rd				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
cond		0	0	0	1	0	R	1	0	field				1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	




# ARM




Data Processing PSR Transfer




????




Single Data Transfer





Halfword Data Transfer – Register Offset




Halfword Data Transfer – Immediate Offset



Block Data Transfer




# Condition Code



# ARM Condition Codes


31	30	29	28			
0	0	0	0	EQ	Equal / Equals zero	Z ← 1
0	0	0	1	NE	Not Equal	Z ← 0
0	0	1	0	CS/HS	Carry Set / unsigned High or Same	C ← 1
0	0	1	1	CC/LO	Carry Clear / unsigned Lower	C ← 0
0	1	0	0	MI	MInus / negative	N ← 1
0	1	0	1	PL	PLus / positive or zero	N ← 0
0	1	1	0	VS	oVerflow Set	V ← 1
0	1	1	1	VC	oVerflow Clear	V ← 0
1	0	0	0	HI	unsigned Higher	C ← 1, Z ← 0
1	0	0	1	LS	unsigned Lower or Same	C ← 0, Z ← 1
1	0	1	0	GE	signed Greater than or Equal	N == V
1	0	1	1	LT	signed Less Than	N != V
1	1	0	0	GT	signed Greater Than	Z ← 0, N == V
1	1	0	1	LE	signed Less than or Equal	Z ← 1, N != V
1	1	1	0	AL	ALways	any
1	1	1	1	NV	NeVer (do not use?)	none

# Branch and Branch with Link (B, BL)




Branch and Branch with Link

# Branch, Branch with Link and eXchange (BX, BLX)




Branch with Link an eXchange



Branch with Link an eXchange

# SWI (Software Interrupt)



SWI

# Data Processing Instructions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond		0	0	#	opcode				S	Rn				Rd				Operand 2													

Data Processing

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond		0	0	1	opcode				S	Rn				Rd				#rot		8-bit immediate											

Data Processing


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond		0	0	0	opcode				S	Rn				Rd				#shift			Sh	0	Rm								

Data Processing with a shifted operand


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond		0	0	0	opcode				S	Rn				Rd				Rs		0	Sh	1	Rm								

Data Processing with a shifted operand

# Data Processing Instructions – shift





Data Processing with a shifted operand



Data Processing with a shifted operand

ADD r3, r2, r1, **LSL #3** ; r3 := r2 + r1\*2<sup>3</sup>  
 ADD r5, r5, r3, **LSL r2** ; r5 := r5 + r3\*2<sup>r2</sup>  
 MOV r0, r0, **LSR #2** ; r0 := r0 / 2<sup>2</sup>


0xA\_05 // rotate 0x05 right by 20 (=2 \* 0xA)  
 0xB\_14 // rotate 0x14 right by 22 (=2 \* 0xB)  
 0xC\_50 // rotate 0x50 right by 24 (=2 \* 0xC)



Data Processing with a shifted operand



# Data Processing Instructions – shift



Data Processing with a shifted operand



Data Processing with a shifted operand

<Sh> {cond}{S} Rd, Rm, Rs

<Sh> {cond}{S} Rd, Rm, #n

RRX {cond}{S} Rd, Rm

Shift				Rm			
-------	--	--	--	----	--	--	--

Sh	Shift Type
00	Logical Left
01	Logical Right
10	Arithmetic Right
11	Rotate Right

# Data Processing Instructions

31 30 29 28 27 26 25 24 23 22 21 20


cond	0	0	#	0000	S
cond	0	0	#	0001	S
cond	0	0	#	0010	S
cond	0	0	#	0011	S
cond	0	0	#	0100	S
cond	0	0	#	0101	S
cond	0	0	#	0110	S
cond	0	0	#	0111	S
cond	0	0	#	1000	S
cond	0	0	#	1001	S
cond	0	0	#	1010	S
cond	0	0	#	1011	S
cond	0	0	#	1100	S
cond	0	0	#	1101	S
cond	0	0	#	1110	S
cond	0	0	#	1111	S

31 30 29 28 27 26 25 24 23 22 21 20

cond	0	0	0	opcode	S
------	---	---	---	--------	---


<b>AND</b>	Logical bit-wise AND	$Rd := Rn \text{ AND } Op2$
<b>EOR</b>	Logical bit-wise XOR	$Rd := Rn \text{ EOR } Op2$
<b>SUB</b>	Subtract	$Rd := Rn - Op2$
<b>RSB</b>	Reverse Subtract	$Rd := Op2 - Rn$
<b>ADD</b>	Add	$Rd := Rn + Op2$
<b>ADC</b>	Add with carry	$Rd := Rn + Op2 + C$
<b>SBC</b>	Subtract with carry	$Rd := Rn - Op2 + C - 1$
<b>RSC</b>	Reverse subtract with carry	$Rd := Op2 - Rn + C - 1$
<b>TST</b>	Test	$Rn \text{ AND } Op2$
<b>TEQ</b>	Test equivalence	$Rn \text{ EOR } Op2$
<b>CMP</b>	Compare	$Rn - Op2$
<b>CMN</b>	Compare negated	$Rn + Op2$
<b>ORR</b>	Logical bit-wise OR	$Rd := Rn \text{ OR } Op2$
<b>MOV</b>	Move	$Rd := Op2$
<b>BIC</b>	Bit clear	$Rd := Rn \text{ AND NOT } Op2$
<b>MVN</b>	Nive begated	$Rd := \text{NOT } Op2$

# Multiply Instructions



Multiply


# Multiply Instructions



## Multiply



0	0	0	MUL	Multiply (32-bit result)	$Rd := (Rm * Rs)[31:0]$
0	0	1	MLA	Multiply-accumulate (32-bit result)	$Rd := (Rm * Rs)[31:0]$
1	0	0	UMULL	Unsigned multiply long	$RdHi.RdLo := Rm * Rs$
1	0	1	UMLAL	Unsigned multiply-accumulate long	$RdHi.RdLo += Rm * Rs$
1	1	0	SMULL	Signed multiply long	$RdHi.RdLo := Rm * Rs$
1	1	1	SMLAL	Signed multiply-accumulate long	$RdHi.RdLo += Rm * Rs$

# CLZ (Count leading zeros)




CLZ



# Data Transfer Instructions



# Single word and unsigned byte data transfer instructions




# Half-word and signed byte data transfer instructions





# Multiple register transfer instruction




**P=1** : before      **U=1** : Increment      **W=1** : auto index      **L=1** : LDM  
**P=0** : after      **U=0** : Decrement      **W=0** : no auto index      **L=0** : STM

**P** : Pre/Post      **U** : Up/Down      **W** : Write-back (auto index)

<b>IB</b>	<b>PU=11</b>	<b>DA</b>	<b>PU=00</b>
<b>IA</b>	<b>PU=01</b>	<b>IA</b>	<b>PU=01</b>
<b>DB</b>	<b>PU=10</b>	<b>DB</b>	<b>PU=10</b>
<b>DA</b>	<b>PU=00</b>	<b>IB</b>	<b>PU=11</b>

Name	Stack	Block	L	P	U
Pre-Increment Load	<b>LDMED</b>	<b>LDMIB</b>	1	1	1
Post-Increment Load	<b>LDMFD</b>	<b>LDMIA</b>	1	0	1
Pre-Decrement Load	<b>LDMEA</b>	<b>LDMDB</b>	1	1	0
Post-Decrement Load	<b>LDMFA</b>	<b>LMDMA</b>	1	0	0
Pre-Increment Store	<b>STMFA</b>	<b>STMIB</b>	0	1	1
Post-Increment Store	<b>STMEA</b>	<b>STMIA</b>	0	0	1
Pre-Decrement Store	<b>STMFD</b>	<b>STMDB</b>	0	1	0
Post-Decrement Store	<b>STMED</b>	<b>STMDA</b>	0	0	0

# Multiple register transfer instruction



STM**IB** R8! {R0, R1, R4}  
 STM**FA** R8! {R0, R1, R4}

LDM**DA** R8! {R0, R1, R4}  
 LDM**FA** R8! {R0, R1, R4}

STM**IA** R8! {R0, R1, R4}  
 STM**EA** R8! {R0, R1, R4}

LDM**DB** R8! {R0, R1, R4}  
 LDM**EA** R8! {R0, R1, R4}

STM**DB** R8! {R0, R1, R4}  
 STM**FD** R8! {R0, R1, R4}


LDM**IA** R8! {R0, R1, R4}  
 LDM**FD** R8! {R0, R1, R4}

STM**DA** R8! {R0, R1, R4}  
 STM**ED** R8! {R0, R1, R4}


LDM**IB** R8! {R0, R1, R4}  
 LDM**ED** R8! {R0, R1, R4}

**IB** PU=11  
**IA** PU=01  
**DB** PU=10  
**DA** PU=00




# Swap memory and register instruction (SWP)




# Status register to general register transfer instructions




# General register to status register transfer instructions




# Coprocessor data operations



# Coprocessor data transfers



# Coprocessor register transfer







# Breakpoint instruction (BKPT)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	0	0	1	0	0	1	0	x	x	x	x	x	x	x	x	x	x	x	x	0	1	1	1	x	x	x	x


# Unused arithmetic instructions




# Unused control instructions



# Unused load/store instructions




# Unused coprocessor instructions




# Undefined instruction space

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond				0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	X	X	X	X

# Multiple register transfer instruction



# ARM Exception Handling





---

## References

- [1] <ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf>
- [2] <https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf>