Conditions

Young W. Lim

2022-06-20 Mon

Young W. Lim

Conditions

2022-06-20 Mon 1 / 52

< ロト < 回 > < 回 > < 回 > < 回 >

э







э

Image: A matrix and a matrix

"Self-service Linux: Mastering the Art of Problem Determination", Mark Wilding

Computer Architecture: A Programmer's Perspective", Bryant & O'Hallaron

I, the copyright holder of this work, hereby publish it under the following licenses: GNU head Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.

CC BY SA This file is licensed under the Creative Commons Attribution ShareAlike 3.0 Unported License. In short: you are free to share and make derivative works of the file under the conditions that you appropriately attribute it, and that you distribute it only under a license compatible with this one.

- gcc -v
- gcc -m32 t.c
- sudo apt-get install gcc-multilib
- sudo apt-get install g++-multilib
- gcc-multilib
- g++-multilib
- gcc -m32
- objdump -m i386

< 47 ▶ <

TOC: Conditional codes

· ·		
Vouna	1/1/	1 1 100
TOULLE	v v .	

2

_

-

nge
9

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_z

3

・ロト ・ 四ト ・ ヨト ・ ヨト

• Whenever the <u>destination</u> operand equals Zero, the <u>Zero</u> flag is <u>set</u>

ZF examples	
movw \$1, %cx subw \$1, %cx movw \$0xFFFF, %ax	; $%cx = 0$, ZF = 1
incw %ax incw %ax	; AX = 0, ZF = 1 ; AX = 1, ZF = 0

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_:

-47 ▶

- the Sign flag is set when the destination operand is negative
- the Sign flag is clear when the destination operand is positive

SF examples	
movw \$0, %cx subw \$1, %cx addw \$2, %cx	; %cx = -1, SF = 1 ; %cx = 1, SF = 0

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_:

Carry flag CF

- Addition : copy carry out of MSB to CF
- Subtraction : copy inverted carry out of MSB to CF
- INC / DEC : not affect CF
- Applying NEG to a nonzero operand sets CF

CF exar	nples		
movw \$0x0 addw \$1,	00ff, %cx %ax	; %ax = 0x0100, SF = 0, ZF = 0, CF = 0	
subw \$1, addb %1, movb \$0x0	%ax %al Sc %bh	; %cx = 0x00ff, SF = 0, ZF = 0, CF = 0 ; %al = 0x00, SF = 0, ZF = 1, CF = 1	
addb %0x	95, %bh	; %bh = 0x01, SF = 0, ZF = 0, CF = 1	
movb \$2, subb \$3,	%al %al	; %al = 0xff, SF = 1, ZF = 0, CF = 1	

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_:

Image: A matrix and a matrix

Overflow flag OF

- the overflow flag is set when the signed result of an operation is invalid or out of range
 - case 1: adding two positive operands produces a negative number
 - case 2: adding two negative operands produces a positive number

OF examples	
movb \$+127, %al addb \$1, %al	; %al = -128, OF = 1
movb \$0x7F, %al addb \$1, %al	; %al = 0x80, OF = 1
movb \$0x80, %al addb \$0x92, %al	; 0x80 + 0x92 = 0x112 ; %al = 0x12, OF = 1
movb \$-2, %al addb \$+127 %al	; 0xfe + 0x7f = 0x17d ; %al = 0x7d, 0F = 0

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_

Young W. Lim	Conditions	2022-06-20 Mon	10 / 52

- all CPU instructions operate exactly the same on signed and unsigned integers
- the CPU canot distinguish between signed and unsigned integers
- the programmer are soley responsible for using the correct data type with each instruciton

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_:

ADD instruction

- CF : (Carry out of the MSB)
- OF : (Carry out of the MSB) \bigoplus (Carry into the MSB)

SUB instruction

- CF : ~(Carry out of the MSB)
- OF : (Carry out of the MSB) \bigoplus (Carry into the MSB)

https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_:



https://www.csie.ntu.edu.tw/~cyy/courses/assembly/12fall/lectures/handouts/lec14_:

æ

< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

Borrow and subtraction (1)

- While the carry flag is well-defined for addition,
- there are two ways in common use to use the carry flag for subtraction operations.
 - subtract with borrow uses the carry bit as a borrow flag
 subtract with carry uses the identity directly -x = (not x)+1 (i.e. without storing the carry bit inverted)

subtract with borrow

uses the carry bit as a borrow flag

- setting the carry bit if a < b when computing a b, and a borrow must be performed.
- If a >= b, the bit is *cleared*.
- a subtract with borrow (SBB) instruction will compute a-b-C = a-(b+C) as if the borrow bit were set
- a subtract without borrow (SUB) acts a-b-0 = a - b as if the borrow bit were *clear*.

• subtract with carry uses the identity directly

- -x = (not x)+1
- (i.e. without storing the carry bit inverted)
- computes a b as a+(not b)+1 the <u>carry bit</u> is set according to this addition subtract with carry computes a+not(b)+C
- while subtract without carry acts as if the carry bit were set.
- The result is that the carry bit is set if a >= b, and clear if a < b.

• the first approach : subtract with borrow

- The 8080, 6800, Z80, 8051, x86 and 68k families (among others) use a borrow bit.
- the second approach : subtract with carry
 - The System/360, 6502, MSP430, COP8, ARM and PowerPC processors use this convention.
 - The 6502 is a particularly well-known example because it does not have a subtract without carry operation, so programmers must ensure that the carry flag is set before every subtract operation where a borrow is not required.

- However, there are exceptions in both directions; the VAX, NS320xx, and Atmel AVR architectures use the borrow bit convention, but *call* their a-b-C operation subtract with carry (SBWC, SUBC and SBC).
- The PA-RISC and PICmicro architectures use the carry bit convention, but *call* their a+not(b)+C operation subtract with borrow (SUBB and SUBWFB).

- The ST6 8-bit microcontrollers are perhaps the most confusing of all.
 Although they do not have any sort of subtract with carry instruction, they do have a carry bit which is set by a subtract instruction, and the convention depends on the processor model.
- The ST60 processor uses the "carry" convention, while the ST62 and ST63 processors use the "borrow" convention.

Summary of different uses of carry flag in subtraction

Carry or	Subtract without	Subtract	Subtract
borrow bit	carry/borrow	with borrow	with carry
C = 0	a - b	a - b - 0	a - b - 1
	= a+not(b)+1	= a+not(b)+1	= a+not(b)+ 0
C = 1	a - b	a - b - 1	a - b - 0
	= a+not(b)+1	= a+not(b)+0	= a+not(b)+1

- condition code registers describe attributes of the most recent arithmetic or logical operation
- these registers can be tested to perform conditional branches
- the most useful condition codes are as belows

CF	Carry Flag
ZF	Zero Flag
SF	Sign Flag
OF	Overflow Flag

• as a result of the most recent operation

CF a carry was generated out of the msb used to detect overflow for unsigned operations

- ZF a zero was yielded
- SF a negative value was yielded
- OF a 2's complement overflow was happened either neagtive or positive

 assume addl is used to perform t = a + b and a, b, t are of type int

CF	unsigned overflow	(unsigned t) < (unsigned a)
ZF	zero	(t == 0)
SF	negative	(t < 0)
OF	signed overflow	(a < 0 == b < 0) && (t < 0 != a < 0)

CF	(unsigned t) < (unsigned a)	mag(t) < mag(a) if C=1
ZF	(t == 0)	zero t
SF	(t < 0)	negative t
OF	(a<0 = b<0) && (t<0 ! a<0)	sign(a) = sign(b) ! sign(t)

∃ ▶ ∢

2

Setting condition codes without altering registers (1)

• Compare and test

cmpb S2, S1	S1 - S2	Compare bytes
cmpw S2, S1	S1 - S2	Compare words
cmpl S2, S1	S1 - S2	Compare double words
testb S2, S1	S1 & S2	Test bytes
testw S2, S1	S1 & S2	Test words
testl S2, S1	S1 & S2	Test double words

Setting condition codes without altering registers (2)

• Compare and test

cmpb S2, S1	-S2 + S1	Compare bytes
cmpw S2, S1	-S2 + S1	Compare words
cmpl S2, S1	-S2 + S1	Compare double words
testb S2, S1	S2 & S1	Test bytes
testw S2, S1	S2 & S1	Test words
testl S2, S1	S2 & S1	Test double words

- cmpb op1, op2
- cmpw op1, op2
- cmpl op1, op2
- NULL \$\leftarrow\$ op2 op1
 - subtracts the contents of the *src* operand *op1* from the *dest* operand *op2*
 - discard the results, only the flag register is affected

- cmpb op1, op2
- cmpw op1, op2
- cmpl op1, op2

Condition	Signed Compare	Unsigned Compare
op1 < op2	ZF == 0 && SF == OF	CF == 0 && ZF == 0
op1 < op2=	SF == OF	CF == 0
op1 = op2=	ZF == 1	ZF == 1
op1 > op2=	ZF == 1 or SF != OF	CF == 1 or ZF == 1
op1 > op2	SF != OF	CF ==1

イロト イヨト イヨト イヨト

2

- testb src, dest
- testw src, dest
- testl src, dest
- NULL \leftarrow dest & src
 - ands the contents of the src operand with the dest operand
 - discard the results, only the flag register is affected

× /	14/	
Young	WW	1 um
Toung	**.	

set(e, z)	D	(equal / zero)	$D \leftarrow ZF$
<pre>set(ne, nz)</pre>	D	(not equal/ not zero)	$D \leftarrow ~ZF$
set(s)	D	(negative)	$\mathtt{D} \leftarrow \mathtt{SF}$
<pre>set(ns)</pre>	D	(non-negative)	$\mathtt{D} \leftarrow \texttt{~SF}$
<pre>set(g, le)</pre>	D	(greater, signed >)	$D \leftarrow ~(SF^OF)\&~ZF$
<pre>set(ge, nl)</pre>	D	(greater or equal, signed $>=$)	$\texttt{D} \leftarrow \texttt{`(SF^OF)}$
<pre>set(1, nge)</pre>	D	(less, signed <)	$\mathtt{D} \leftarrow \mathtt{SF^OF}$
<pre>set(le, ng)</pre>	D	(less or equal, signed $<=$)	$\texttt{D} \leftarrow (\texttt{SF^OF}) \mid \texttt{ZF}$
set(a, nbe)	D	(above, usnigned >)	$D \leftarrow \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
<pre>set(ae, nb)</pre>	D	(above or euqal, unsinged $>=$)	$\mathtt{D} \leftarrow \texttt{~CF}$
<pre>set(b, nae)</pre>	D	(below, unsigned <)	$\mathtt{D} \leftarrow \mathtt{CF}$
<pre>set(be, na)</pre>	D	(below or equal, unsigned <=)	$\mathtt{D} \leftarrow \mathtt{CF}\&\mathtt{ZF}$

æ

・ロト ・母ト ・ヨト ・ヨト

set(e, z)	D	(equal / zero)	$\mathtt{D} \leftarrow \mathtt{ZF}$
set(s)	D	(negative)	$\mathtt{D} \leftarrow \mathtt{SF}$
<pre>set(g, le)</pre>	D	(greater, signed >)	$D \leftarrow ~(SF^OF)\&~ZF$
set(l, ge)	D	(less, signed <)	$\mathtt{D} \leftarrow \mathtt{SF} \widehat{\mathtt{OF}}$
set(a, nbe)	D	(above, usnigned >)	$\mathtt{D} \leftarrow \texttt{~CF\&~ZF}$
set(b, nae)	D	(below, unsigned <)	$\mathtt{D} \leftarrow \mathtt{CF}$
set(ne, nz)	D	(not equal/ not zero)	$\mathtt{D} \leftarrow \mathtt{~ZF}$

Set(He, HZ)	D	(not equal/ not zero)	$D \leftarrow \Sigma \Gamma$
<pre>set(ns)</pre>	D	(non-negative)	$\mathtt{D} \leftarrow \texttt{``SF}$
<pre>set(ge, nl)</pre>	D	(greater or equal, signed $>=$)	$\texttt{D} \leftarrow \texttt{`(SF^OF)}$
<pre>set(le, ng)</pre>	D	(less or equal, signed $<=$)	$\texttt{D} \leftarrow (\texttt{SF^OF}) \mid \texttt{ZF}$
<pre>set(ae, nb)</pre>	D	(above or euqal, unsinged $>=$)	$\mathtt{D} \leftarrow \mathtt{~CF}$
<pre>set(be, na)</pre>	D	(below or equal, unsigned $<=$)	$\mathtt{D} \leftarrow \mathtt{CF}\&\tilde{\mathtt{ZF}}$

イロト イヨト イヨト イヨト

E, Z	Equal, Zero	ZF == 1
NE, NZ	Not Equal, Not Zero	ZF == 0
0	Overflow	OF == 1
NO	No Overflow	OF == 0
S	Signed	SF == 1
NS	Not Signed	SF == 0
Р	Parity	PF == 1
NP	No Parity	PF == 0

https://riptutorial.com/x86/example/6976/flags-register

3

A (10) < A (10) < A (10) </p>

С, В	Carry, Below, CF == 1	
NAE	Not Above or Equal	
NC, NB	No Carry, Not Below,	CF == 0
AE	Above or Equal	
A, NBE	Above, Not Below or Equal	CF==0 and ZF==0
NA, BE	Not Above, Below or Equal	CF==1 or ZF==1

https://riptutorial.com/x86/example/6976/flags-register

イロト イ理ト イヨト イヨト

э

GE, NL	Greater or Equal, Not Less	SF==0F
NGE, L	Not Greater or Equal, Less	SF!=OF
G, NLE	Greater, Not Less or Equal	ZF==0 and SF==0F
NG, LE	Not Greater, Less or Equal	ZF==1 or SF!=OF

https://riptutorial.com/x86/example/6976/flags-register

3

< ロ > < 四 > < 回 > < 回 > < 回 > ...

• The condition codes are grouped into three blocks :

Z, O, S, P	Zero
	Overflow
	Sign
	Parity
unsigned arithmetic	Above
	Below
signed arithmetic	Greater
	Less

- JB would be "Jump if Below" (unsigned)
- JL would be "Jump if Less" (signed)

https://riptutorial.com/x86/example/6976/flags-register

Young W. Lim

Image: A matrix and a matrix

Flag registers (3)

• In 16 bits, subtracting 1 from 0

from	to	
0	65,535	unsigned arithmetic
0	-1	signed arithmetic
0x0000	OxFFFF	bit representation

- It's only by interpreting the condition codes that the meaning is clear.
- 1 is subtracted from 0x8000:

from	to	
32,768	32,767	unsigned arithmetic
-32,768	32,767	signed arithmetic
0x8000	0x7FFF	bit representation

 $(0111\ 1111\ 1111\ 1111\ +\ 1 = 1000\ 0000\ 0000\ 0000)$

https://riptutorial.com/x86/example/6976/flags-register

Young W. Lim

- accessing the condition codes
 - to read the condition codes directly
 - to set an integer register
 - to perform a conditional branch

based on some combination of condition codes

- the set instructions set a <u>single</u> byte to 0 or 1 depending on some combination of the <u>condition</u> codes
- the destination operand D is
 - either one of the eight single byte register elements
 - or a memory location where the single byte is to be stored
- to generate a 32-bit result, the high-order 24-bits must be *cleared*

a typical assembly for a c predicate

; a is in %edx
; b is in %eax
cmpl %eax, %edx ; compare a and b ; (a - b)
setl %al ; set low order byte of %eax to 0 or 1
movzbl %al, %eax ; set remaining bytes of %eax to 0

- movzbl instruction is used to clear the high-order three bytes
- | set(1, ge) | D | (less, signed <) | D \leftarrow SF^OF |

A (10) < A (10) </p>

- Purpose: To convert an unsigned integer to a wider unsigned integer
- opcode src.rx, dst.wy
- dst <- zero extended src;

- MOVZBW (Move Zero-extended Byte to Word) 8-bit zero BW
- MOVZBL (Move Zero-extended Byte to Long) 24-bit zero BL
- MOVZWL (Move Zero-extended <u>Word</u> to <u>Long</u>) 16-bit zero WL

• MOVZ BW (Move Zero-extended <u>Byte</u> to <u>Word</u>) 8-bit zero

- the \underline{low} 8 bits of the destination are replaced by the source operand
- the top 8 bits are set to 0.
- MOVZ BL (Move Zero-extended Byte to Long) 24-bit zero
 - the low 8 bits of the destination are replaced by the source operand.
 - the top 24 bits are set to 0.
- MOVZ WL (Move Zero-extended Word to Long) 16-bit zero
 - the low 16 bits of the destination are replaced by the source operand.
 - the top 16 bits are set to 0.
- The source operand is unaffected.

register operand types (1)

byte 3	byte 2	byte 1	byte 0
		%ah	%al
		%ax_1	%ax_0
%eax_3	%eax_2	%eax_1	%eax_0
		%ch	%cl
		%cx_1	%cx_0
%ecx_3	%ecx_2	%ecx_1	%ecx_0
		%dh	%dl
		%dx_1	%dx_0
%edx_3	%edx_2	%edx_1	%edx_0
		%bh	%bl
		%bx_1	%bx_0
%ebx_3	%ebx_2	%ebx_1	%ebx_0

2

イロト イヨト イヨト イヨト

byte 3	byte 2	byte 1	byte 0
-		%si_1	%si_0
%esi_3	%esi_2	%esi_1	%esi_0
		%di_1	%di_0
%edi_3	%edi_2	%edi_1	%edi_0
		%sp_1	%sp_0
%esp_3	%esp_2	%esp_1	%esp_0
		%bp_1	%bp_0
%ebp_3	%ebp_2	%ebp_1	%ebp_0

2

・ロト ・ 日 ト ・ ヨ ト ・ ヨ ト

register operand types (3)

byte 3	byte 2	byte 1	byte 0
		%ah	%al
		%ch	%cl
		%dh	%dl
		%bh	%bl
		%ax_1	%ax_0
		$%cx_1$	$%cx_0$
		%dx_1	dx_0
		%bx_1	%bx_0
		%si_1	%si_0
		%di_1	%di_0
		%sp_1	%sp_0
		%bp_1	%bp_0

Young W. Lim

2

3 1 4 3 1

• • • • • • • •

byte 3	byte 2	byte 1	byte 0
%eax_3	%eax_2	%eax_1	%eax_0
%ecx_3	%ecx_2	%ecx_1	%ecx_0
%edx_3	%edx_2	%edx_1	%edx_0
%ebx_3	%ebx_2	%ebx_1	%ebx_0
%esi_3	%esi_2	%esi_1	%esi_0
%edi_3	%edi_2	%edi_1	%edi_0
%esp_3	%esp_2	%esp_1	%esp_0
%ebp_3	%ebp_2	%ebp_1	%ebp_0

- for some of the underlying machine instructions, there are multiple possible names (synonyms),
 - setg (set greater)
 - setnle (set not less or equal)
- compilers and disassemblers make arbitrary choices of which names to use

- although all arithmetic operations set the condition codes, the descriptions of the different set commands apply to the case where a comparison instruction has been executed, setting the condition codes according to the computation t = a - b
- for example, consider the sete, or "Set when equal" instruction
- when a = b, we will have t = 0, and hence the zero flag indicates equality

- Similarly, consider testing a signed comparison with the set1 or "Set when less"
- when a and b are in two's complement form, then for a < b we will have a - b < 0 if the true difference were computed
- when there is no overflow, this would be indicated by having the sign flag set

```
    when there is positive overflow,
    because a - b is a large positive number, however,
    we will have t < 0</li>
```

- when there is negative overflow,
 because a b is a small negative number,
 we will have t > 0
- in either case, the sign flag will indicate the opposite of the sign of the true difference

- in either case, the sign flag will indicate the opposite of the sign of the true difference
- hence, the Exclusive-Or of the overflow and sign bits provides a test for whether a < b
- the other signed comparison tests are based on other combinations of SF $^\circ$ OF and ZF

- for the testing of unsigned comparisons, the carry flag will be set by the cmpl instruction when the integer difference a - b of the unsigned arguments a and b would be negative, that is when (unsinged) a < (unsigned) b
- thus, these tests use combinations of the carry and zero flags